Home
last modified time | relevance | path

Searched refs:port (Results 1 - 25 of 70) sorted by relevance

123

/device/soc/rockchip/common/sdk_linux/drivers/tty/serial/8250/
H A D8250_core.c123 struct uart_port *port; in serial8250_interrupt() local
126 port = &up->port; in serial8250_interrupt()
128 if (port->handle_irq(port)) { in serial8250_interrupt()
186 h = &irq_lists[up->port.irq % NR_IRQ_HASH]; in serial_link_irq_chain()
191 if (i->irq == up->port.irq) { in serial_link_irq_chain()
203 i->irq = up->port.irq; in serial_link_irq_chain()
219 ret = request_irq(up->port.irq, serial8250_interrupt, up->port in serial_link_irq_chain()
324 struct uart_port *port = &up->port; univ8250_setup_irq() local
354 struct uart_port *port = &up->port; univ8250_release_irq() local
368 struct uart_port *port = &up->port; serial8250_request_rsa_resource() local
392 struct uart_port *port = &up->port; serial8250_release_rsa_resource() local
435 serial8250_set_isa_configurator(void (*v)(int port, struct uart_port *up, u32 *capabilities)) serial8250_set_isa_configurator() argument
443 univ8250_config_port(struct uart_port *port, int flags) univ8250_config_port() argument
472 univ8250_request_port(struct uart_port *port) univ8250_request_port() argument
488 univ8250_release_port(struct uart_port *port) univ8250_release_port() argument
533 struct uart_port *port = &up->port; serial8250_isa_init_ports() local
563 struct uart_port *port = &up->port; serial8250_isa_init_ports() local
619 struct uart_port *port; univ8250_console_setup() local
643 struct uart_port *port; univ8250_console_exit() local
684 struct uart_port *port = &serial8250_ports[i].port; univ8250_console_match() local
749 early_serial_setup(struct uart_port *port) early_serial_setup() argument
798 struct uart_port *port = &up->port; serial8250_suspend_port() local
821 struct uart_port *port = &up->port; serial8250_resume_port() local
838 serial8250_find_match_or_unused(struct uart_port *port) serial8250_find_match_or_unused() argument
883 struct uart_port *port = &up->port; serial_8250_overrun_backoff_work() local
[all...]
H A D8250_port.c3 * Base port operations for 8250/16550-type serial ports
10 * mapbase is the physical address of the IO port.
252 [PORT_8250_CIR] = {.name = "CIR port"},
408 return __raw_readl(up->port.membase + 0x28); in au_serial_dl_read()
413 __raw_writel(value, up->port.membase + 0x28); in au_serial_dl_write()
492 static int serial8250_default_handle_irq(struct uart_port *port);
590 pm_runtime_get_sync(p->port.dev); in serial8250_rpm_get()
599 pm_runtime_mark_last_busy(p->port.dev); in serial8250_rpm_put()
600 pm_runtime_put_autosuspend(p->port.dev); in serial8250_rpm_put()
606 * @p: uart_8250_port port instanc
684 serial8250_em485_config(struct uart_port *port, struct serial_rs485 *rs485) serial8250_em485_config() argument
1226 struct uart_port *port = &up->port; autoconfig() local
1400 struct uart_port *port = &up->port; autoconfig_irq() local
1455 serial8250_stop_rx(struct uart_port *port) serial8250_stop_rx() argument
1576 serial8250_stop_tx(struct uart_port *port) serial8250_stop_tx() argument
1593 __start_tx(struct uart_port *port) __start_tx() argument
1655 start_tx_rs485(struct uart_port *port) start_tx_rs485() argument
1706 serial8250_start_tx(struct uart_port *port) serial8250_start_tx() argument
1724 serial8250_throttle(struct uart_port *port) serial8250_throttle() argument
1729 serial8250_unthrottle(struct uart_port *port) serial8250_unthrottle() argument
1734 serial8250_disable_ms(struct uart_port *port) serial8250_disable_ms() argument
1749 serial8250_enable_ms(struct uart_port *port) serial8250_enable_ms() argument
1769 struct uart_port *port = &up->port; serial8250_read_char() local
1842 struct uart_port *port = &up->port; serial8250_rx_chars() local
1860 struct uart_port *port = &up->port; serial8250_tx_chars() local
1924 struct uart_port *port = &up->port; serial8250_modem_status() local
1975 serial8250_handle_irq(struct uart_port *port, unsigned int iir) serial8250_handle_irq() argument
2054 serial8250_default_handle_irq(struct uart_port *port) serial8250_default_handle_irq() argument
2075 serial8250_tx_threshold_handle_irq(struct uart_port *port) serial8250_tx_threshold_handle_irq() argument
2092 serial8250_tx_empty(struct uart_port *port) serial8250_tx_empty() argument
2110 serial8250_do_get_mctrl(struct uart_port *port) serial8250_do_get_mctrl() argument
2129 serial8250_get_mctrl(struct uart_port *port) serial8250_get_mctrl() argument
2137 serial8250_do_set_mctrl(struct uart_port *port, unsigned int mctrl) serial8250_do_set_mctrl() argument
2150 serial8250_set_mctrl(struct uart_port *port, unsigned int mctrl) serial8250_set_mctrl() argument
2159 serial8250_break_ctl(struct uart_port *port, int break_state) serial8250_break_ctl() argument
2219 serial8250_get_poll_char(struct uart_port *port) serial8250_get_poll_char() argument
2238 serial8250_put_poll_char(struct uart_port *port, unsigned char c) serial8250_put_poll_char() argument
2271 serial8250_do_startup(struct uart_port *port) serial8250_do_startup() argument
2558 serial8250_startup(struct uart_port *port) serial8250_startup() argument
2566 serial8250_do_shutdown(struct uart_port *port) serial8250_do_shutdown() argument
2622 serial8250_shutdown(struct uart_port *port) serial8250_shutdown() argument
2634 struct uart_port *port = &up->port; npcm_get_divisor() local
2639 serial8250_do_get_divisor(struct uart_port *port, unsigned int baud, unsigned int *frac) serial8250_do_get_divisor() argument
2669 serial8250_get_divisor(struct uart_port *port, unsigned int baud, unsigned int *frac) serial8250_get_divisor() argument
2719 serial8250_do_set_divisor(struct uart_port *port, unsigned int baud, unsigned int quot, unsigned int quot_frac) serial8250_do_set_divisor() argument
2764 serial8250_set_divisor(struct uart_port *port, unsigned int baud, unsigned int quot, unsigned int quot_frac) serial8250_set_divisor() argument
2773 serial8250_get_baud_rate(struct uart_port *port, struct ktermios *termios, struct ktermios *old) serial8250_get_baud_rate() argument
2806 serial8250_update_uartclk(struct uart_port *port, unsigned int uartclk) serial8250_update_uartclk() argument
2859 serial8250_do_set_termios(struct uart_port *port, struct ktermios *termios, struct ktermios *old) serial8250_do_set_termios() argument
3037 serial8250_set_termios(struct uart_port *port, struct ktermios *termios, struct ktermios *old) serial8250_set_termios() argument
3046 serial8250_do_set_ldisc(struct uart_port *port, struct ktermios *termios) serial8250_do_set_ldisc() argument
3064 serial8250_set_ldisc(struct uart_port *port, struct ktermios *termios) serial8250_set_ldisc() argument
3073 serial8250_do_pm(struct uart_port *port, unsigned int state, unsigned int oldstate) serial8250_do_pm() argument
3081 serial8250_pm(struct uart_port *port, unsigned int state, unsigned int oldstate) serial8250_pm() argument
3114 struct uart_port *port = &up->port; serial8250_request_std_resource() local
3156 struct uart_port *port = &up->port; serial8250_release_std_resource() local
3184 serial8250_release_port(struct uart_port *port) serial8250_release_port() argument
3191 serial8250_request_port(struct uart_port *port) serial8250_request_port() argument
3227 do_get_rxtrig(struct tty_port *port) do_get_rxtrig() argument
3240 do_serial8250_get_rxtrig(struct tty_port *port) do_serial8250_get_rxtrig() argument
3253 struct tty_port *port = dev_get_drvdata(dev); rx_trig_bytes_show() local
3264 do_set_rxtrig(struct tty_port *port, unsigned char bytes) do_set_rxtrig() argument
3287 do_serial8250_set_rxtrig(struct tty_port *port, unsigned char bytes) do_serial8250_set_rxtrig() argument
3300 struct tty_port *port = dev_get_drvdata(dev); rx_trig_bytes_store() local
3338 serial8250_config_port(struct uart_port *port, int flags) serial8250_config_port() argument
3386 serial8250_verify_port(struct uart_port *port, struct serial_struct *ser) serial8250_verify_port() argument
3395 serial8250_type(struct uart_port *port) serial8250_type() argument
3434 struct uart_port *port = &up->port; serial8250_init_port() local
3446 struct uart_port *port = &up->port; serial8250_set_defaults() local
3478 serial8250_console_putchar(struct uart_port *port, int ch) serial8250_console_putchar() argument
3491 struct uart_port *port = &up->port; serial8250_console_restore() local
3520 struct uart_port *port = &up->port; serial8250_console_write() local
3590 probe_baud(struct uart_port *port) probe_baud() argument
3605 serial8250_console_setup(struct uart_port *port, char *options, bool probe) serial8250_console_setup() argument
3635 serial8250_console_exit(struct uart_port *port) serial8250_console_exit() argument
[all...]
H A D8250_dma.c24 struct circ_buf *xmit = &p->port.state->xmit; in _dma_tx_complete()
30 spin_lock_irqsave(&p->port.lock, flags); in _dma_tx_complete()
36 p->port.icount.tx += dma->tx_size; in _dma_tx_complete()
39 uart_write_wakeup(&p->port); in _dma_tx_complete()
47 spin_unlock_irqrestore(&p->port.lock, flags); in _dma_tx_complete()
56 struct tty_port *tty_port = &p->port.state->port; in _dma_rx_complete()
78 p->port.icount.rx += count; in _dma_rx_complete()
88 struct tty_port *tty_port = &p->port.state->port; in _dma_rx_complete()
169 struct uart_port *port = &p->port; serial8250_rx_dma() local
[all...]
H A D8250.h61 unsigned int port; member
115 return up->port.serial_in(&up->port, offset); in serial_in()
120 up->port.serial_out(&up->port, offset, value); in serial_out()
184 int serial8250_em485_config(struct uart_port *port, struct serial_rs485 *rs485);
320 switch (pt->port.mapbase) { in is_omap1_8250()
406 static inline int serial_index(struct uart_port *port) in serial_index() argument
408 return port->minor - 0x40; in serial_index()
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/pwm/
H A Dhi_pwm.c32 hi_u32 hi_pwm_init(hi_pwm_port port) in hi_pwm_init() argument
38 if (pwm_check_port(port) != HI_ERR_SUCCESS) { in hi_pwm_init()
41 ctrl = pwm_get_ctl(port); in hi_pwm_init()
44 switch (port) { in hi_pwm_init()
82 hi_void pwm_deinit_clken(hi_pwm_port port) in pwm_deinit_clken() argument
85 if (pwm_check_port(port) != HI_ERR_SUCCESS) { in pwm_deinit_clken()
89 if (port == HI_PWM_PORT_PWM5) { in pwm_deinit_clken()
92 reg_val &= ~(1 << (hi_u16)port); in pwm_deinit_clken()
100 hi_u32 hi_pwm_deinit(hi_pwm_port port) in hi_pwm_deinit() argument
105 if (pwm_check_port(port) ! in hi_pwm_deinit()
136 pwm_set_enable(hi_pwm_port port, hi_bool flag) pwm_set_enable() argument
147 pwm_set_freq(hi_pwm_port port, hi_u16 freq) pwm_set_freq() argument
152 pwm_set_duty(hi_pwm_port port, hi_u16 duty) pwm_set_duty() argument
157 pwm_take_effect(hi_pwm_port port) pwm_take_effect() argument
162 hi_pwm_start(hi_pwm_port port, hi_u16 duty, hi_u16 freq) hi_pwm_start() argument
184 hi_pwm_stop(hi_pwm_port port) hi_pwm_stop() argument
204 pwm_check_port(hi_pwm_port port) pwm_check_port() argument
[all...]
H A Dpwm_drv.h42 hi_u32 pwm_check_port(hi_pwm_port port);
43 hi_bool pwm_is_init(hi_pwm_port port);
44 hi_u32 pwm_lock(hi_pwm_port port);
45 hi_u32 pwm_unlock(hi_pwm_port port);
46 pwm_ctl *pwm_get_ctl(hi_pwm_port port);
/device/soc/rockchip/rk2206/adapter/hals/iot_hardware/wifiiot_lite/
H A Dhal_iot_pwm.c36 unsigned int port; member
42 .port = 0,
57 .port = 1,
71 .port = 2,
86 .port = 0,
101 .port = 1,
116 .port = 2,
131 .port = 3,
146 .port = 4,
161 .port
207 IoTPwmInit(unsigned int port) IoTPwmInit() argument
226 IoTPwmDeinit(unsigned int port) IoTPwmDeinit() argument
238 IoTPwmStart(unsigned int port, unsigned short duty, unsigned int freq) IoTPwmStart() argument
276 IoTPwmStop(unsigned int port) IoTPwmStop() argument
[all...]
/device/soc/hisilicon/common/platform/uart/
H A Duart_pl011.c36 struct UartPl011Port *port = NULL; in Pl011Irq() local
44 port = (struct UartPl011Port *)udd->private; in Pl011Irq()
45 status = OSAL_READW(port->physBase + UART_MIS); in Pl011Irq()
48 fr = OSAL_READB(port->physBase + UART_FR); in Pl011Irq()
52 buf[count++] = OSAL_READB(port->physBase + UART_DR); in Pl011Irq()
64 OSAL_WRITEW(0xFFFF, port->physBase + UART_CLR); in Pl011Irq()
68 static void Pl011ConfigBaudrate(const struct UartDriverData *udd, const struct UartPl011Port *port) in Pl011ConfigBaudrate() argument
87 OSAL_WRITEL(divider, port->physBase + UART_IBRD); in Pl011ConfigBaudrate()
88 OSAL_WRITEL(fraction, port->physBase + UART_FBRD); in Pl011ConfigBaudrate()
157 static void Pl011ConfigLCRH(const struct UartDriverData *udd, const struct UartPl011Port *port, uint32_ argument
175 struct UartPl011Port *port = NULL; Pl011ConfigIn() local
221 struct UartPl011Port *port = NULL; Pl011StartUp() local
265 struct UartPl011Port *port = NULL; Pl011ShutDown() local
304 struct UartPl011Port *port = NULL; Pl011StartTx() local
323 struct UartPl011Port *port = NULL; Pl011Config() local
[all...]
H A Duart_hi35xx.c34 static void UartDumperDump(struct UartPl011Port *port) in UartDumperDump() argument
38 {"UART_DR", PLATFORM_DUMPER_REGISTERL, (void *)port->physBase}, in UartDumperDump()
39 {"UART_RSR", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_RSR)}, in UartDumperDump()
40 {"UART_FR", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_FR)}, in UartDumperDump()
41 {"UART_IBRD", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_IBRD)}, in UartDumperDump()
42 {"UART_FBRD", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_FBRD)}, in UartDumperDump()
43 {"UART_LCR_H", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_LCR_H)}, in UartDumperDump()
44 {"UART_CR", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_CR)}, in UartDumperDump()
45 {"UART_IFLS", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_IFLS)}, in UartDumperDump()
46 {"UART_IMSC", PLATFORM_DUMPER_REGISTERL, (void *)(port in UartDumperDump()
64 UartDumperCreate(struct UartPl011Port *port) UartDumperCreate() argument
95 UartDumperDestroy(struct UartPl011Port *port) UartDumperDestroy() argument
166 struct UartPl011Port *port = NULL; Hi35xxSetBaud() local
222 struct UartPl011Port *port = NULL; Hi35xxSetAttribute() local
278 struct UartPl011Port *port = NULL; Hi35xxInit() local
398 UartGetConfigFromHcs(struct UartPl011Port *port, const struct DeviceResourceNode *node) UartGetConfigFromHcs() argument
449 struct UartPl011Port *port = NULL; Hi35xxAttach() local
494 struct UartPl011Port *port = NULL; Hi35xxDetach() local
[all...]
/device/qemu/drivers/uart/
H A Duart_pl011.c37 struct UartPl011Port *port = NULL; in Pl011Irq() local
45 port = (struct UartPl011Port *)udd->private; in Pl011Irq()
46 status = OSAL_READW(port->physBase + UART_MIS); in Pl011Irq()
49 fr = OSAL_READB(port->physBase + UART_FR); in Pl011Irq()
53 buf[count++] = OSAL_READB(port->physBase + UART_DR); in Pl011Irq()
65 OSAL_WRITEW(0xFFFF, port->physBase + UART_CLR); in Pl011Irq()
69 static void Pl011ConfigBaudrate(const struct UartDriverData *udd, const struct UartPl011Port *port) in Pl011ConfigBaudrate() argument
88 OSAL_WRITEL(divider, port->physBase + UART_IBRD); in Pl011ConfigBaudrate()
89 OSAL_WRITEL(fraction, port->physBase + UART_FBRD); in Pl011ConfigBaudrate()
158 static void Pl011ConfigLCRH(const struct UartDriverData *udd, const struct UartPl011Port *port, uint32_ argument
176 struct UartPl011Port *port = NULL; Pl011ConfigIn() local
222 struct UartPl011Port *port = NULL; Pl011StartUp() local
266 struct UartPl011Port *port = NULL; Pl011ShutDown() local
305 struct UartPl011Port *port = NULL; Pl011StartTx() local
324 struct UartPl011Port *port = NULL; Pl011Config() local
[all...]
H A Duart.c309 static int32_t UartGetConfigFromHcs(struct UartPl011Port *port, const struct DeviceResourceNode *node) in UartGetConfigFromHcs() argument
312 struct UartDriverData *udd = port->udd; in UartGetConfigFromHcs()
348 port->physBase = (unsigned long)OsalIoRemap(regPbase, iomemCount); in UartGetConfigFromHcs()
349 if (iface->GetUint32(node, "interrupt", &port->irqNum, 0) != HDF_SUCCESS) { in UartGetConfigFromHcs()
360 struct UartPl011Port *port = NULL; in Hi35xxAttach() local
371 port = (struct UartPl011Port *)OsalMemCalloc(sizeof(struct UartPl011Port)); in Hi35xxAttach()
372 if (port == NULL) { in Hi35xxAttach()
373 HDF_LOGE("%s: OsalMemCalloc port error", __func__); in Hi35xxAttach()
380 port->udd = udd; in Hi35xxAttach()
381 ret = UartGetConfigFromHcs(port, devic in Hi35xxAttach()
397 struct UartPl011Port *port = NULL; Hi35xxDetach() local
[all...]
/device/soc/rockchip/rk3568/hardware/omx_il/include/rockchip/
H A DRockchip_OMX_Macros.h60 #define CHECK_PORT_BEING_FLUSHED(port) \
61 (((port)->bIsPortFlushed) == OMX_TRUE)
62 #define CHECK_PORT_BEING_DISABLED(port) \
63 (((port)->bIsPortDisabled) == OMX_TRUE)
64 #define CHECK_PORT_BEING_FLUSHED_OR_DISABLED(port) \
65 (((port)->bIsPortFlushed == OMX_TRUE) || (port->bIsPortDisabled == OMX_TRUE))
66 #define CHECK_PORT_ENABLED(port) \
67 (((port)->portDefinition.bEnabled) == OMX_TRUE)
68 #define CHECK_PORT_POPULATED(port) \
[all...]
/device/soc/rockchip/common/sdk_linux/include/linux/usb/
H A Dtypec.h136 struct typec_altmode *typec_port_register_altmode(struct typec_port *port, const struct typec_altmode_desc *desc);
139 void typec_port_register_altmodes(struct typec_port *port, const struct typec_altmode_ops *ops, void *drvdata,
142 static inline void typec_port_register_altmodes(struct typec_port *port, const struct typec_altmode_ops *ops, in typec_port_register_altmodes() argument
177 * Represents USB Type-C Cable attached to USB Type-C port.
193 * Details about a partner that is attached to USB Type-C port. If @identity
200 * on whether our port is a Sink or a Source.
211 * @try_role: Set data role preference for DRP port
215 * @port_type_set: Set port type
218 int (*try_role)(struct typec_port *port, int role);
219 int (*dr_set)(struct typec_port *port, enu
[all...]
H A Dtcpm.h60 * @fwnode: Pointer to port fwnode
114 * Optional; The USB Communications Capable bit indicates if port
159 void tcpm_unregister_port(struct tcpm_port *port);
161 int tcpm_update_sink_capabilities(struct tcpm_port *port, const u32 *pdo, unsigned int nr_pdo,
164 void tcpm_vbus_change(struct tcpm_port *port);
165 void tcpm_cc_change(struct tcpm_port *port);
166 void tcpm_sink_frs(struct tcpm_port *port);
167 void tcpm_sourcing_vbus(struct tcpm_port *port);
168 void tcpm_pd_receive(struct tcpm_port *port, const struct pd_message *msg);
169 void tcpm_pd_transmit_complete(struct tcpm_port *port, enu
[all...]
/device/soc/rockchip/rk3568/hardware/mpp/mpp/legacy/inc/
H A Dmpp_task_impl.h30 * mpp task is generated from mpp port. When create a mpp port the corresponding task
31 * will be created, too. Then external user will dequeue task from port and enqueue to
32 * mpp port for process.
34 * input port task work flow:
37 * 1. input port init | enqueue(external) | -> external_queue
38 * 2. input port user dequeue | dequeue(external) | external_queue -> external_hold
40 * 4. input port user enqueue | enqueue(external) | external_hold -> internal_queue
41 * 5. input port mpp start process | dequeue(internal) | internal_queue -> internal_hold
43 * 7. input port mp
[all...]
/device/soc/rockchip/rk2206/hardware/include/lz_hardware/
H A Dpwm.h75 * @param port Indicates the port number of the PWM device.
79 unsigned int LzPwmInit(unsigned int port);
84 * @param port Indicates the port number of the PWM device.
88 unsigned int LzPwmDeinit(unsigned int port);
91 * @brief Starts PWM signal output from a specified port based on the given output frequency and duty cycle.
95 * @param port Indicates the port number of the PWM device.
101 unsigned int LzPwmStart(unsigned int port, unsigne
[all...]
/device/soc/hisilicon/hi3861v100/hi3861_adapter/hals/iot_hardware/wifiiot_lite/
H A Dhal_iot_pwm.c27 unsigned int IoTPwmInit(unsigned int port) in IoTPwmInit() argument
32 return hi_pwm_init((hi_pwm_port)port); in IoTPwmInit()
35 unsigned int IoTPwmDeinit(unsigned int port) in IoTPwmDeinit() argument
37 return hi_pwm_deinit((hi_pwm_port)port); in IoTPwmDeinit()
40 unsigned int IoTPwmStart(unsigned int port, unsigned short duty, unsigned int freq) in IoTPwmStart() argument
56 return hi_pwm_start((hi_pwm_port)port, hiDuty, hiFreq); in IoTPwmStart()
59 unsigned int IoTPwmStop(unsigned int port) in IoTPwmStop() argument
61 return hi_pwm_stop((hi_pwm_port)port); in IoTPwmStop()
/device/soc/hisilicon/common/platform/hieth-sf/include/internal/
H A Dhieth_pri.h186 #define UD_REG_NAME(name) ((ld->port == UP_PORT) ? U_##name : D_##name)
187 #define UD_BIT_NAME(name) ((ld->port == UP_PORT) ? name##_U : name##_D)
188 #define UD_PHY_NAME(name) ((ld->port == UP_PORT) ? name##_U : name##_D)
190 #define UD_BIT(port, name) (((port) == UP_PORT) ? name##_U : name##_D)
192 #define GLB_MAC_H16(port, reg) ((((port) == UP_PORT) ? GLB_MAC_H16_BASE : GLB_MAC_H16_BASE_D) + (reg * 0x8))
193 #define GLB_MAC_L32(port, reg) ((((port) == UP_PORT) ? GLB_MAC_L32_BASE : GLB_MAC_L32_BASE_D) + (reg * 0x8))
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/
H A Dcdn-dp-core.c137 static int cdn_dp_get_port_lanes(struct cdn_dp_port *port) in cdn_dp_get_port_lanes() argument
139 return phy_get_bus_width(port->phy); in cdn_dp_get_port_lanes()
159 struct cdn_dp_port *port; in cdn_dp_connected_port() local
163 port = dp->port[i]; in cdn_dp_connected_port()
164 lanes = cdn_dp_get_port_lanes(port); in cdn_dp_connected_port()
166 return port; in cdn_dp_connected_port()
359 static int cdn_dp_enable_phy(struct cdn_dp_device *dp, struct cdn_dp_port *port) in cdn_dp_enable_phy() argument
363 if (!port->phy_enabled) { in cdn_dp_enable_phy()
364 ret = phy_power_on(port in cdn_dp_enable_phy()
408 cdn_dp_disable_phy(struct cdn_dp_device *dp, struct cdn_dp_port *port) cdn_dp_disable_phy() argument
460 struct cdn_dp_port *port; cdn_dp_enable() local
538 struct cdn_dp_port *port = cdn_dp_connected_port(dp); cdn_dp_check_link_status() local
1079 struct cdn_dp_port *port; cdn_dp_probe() local
[all...]
/device/soc/hisilicon/common/platform/hieth-sf/adapter/
H A Dhieth_mac.c50 if (ld->port == UP_PORT) { in HiethPortReset()
59 } else if (ld->port == DOWN_PORT) { in HiethPortReset()
97 HiethWritelBits(ld, 1, GLB_FWCTRL, UD_BIT(ld->port, BITS_FW2CPU_ENA)); in HiethPortInit()
98 HiethWritelBits(ld, 0, GLB_FWCTRL, UD_BIT(ld->port, BITS_FWALL2CPU)); in HiethPortInit()
99 HiethWritelBits(ld, 1, GLB_MACTCTRL, UD_BIT(ld->port, BITS_BROAD2CPU)); in HiethPortInit()
100 HiethWritelBits(ld, 1, GLB_MACTCTRL, UD_BIT(ld->port, BITS_MACT_ENA)); in HiethPortInit()
101 HiethWritelBits(ld, 1, GLB_MACTCTRL, UD_BIT(ld->port, BITS_MULTI2CPU)); in HiethPortInit()
/device/soc/hisilicon/hi3861v100/sdk_liteos/include/
H A Dhi_pwm.h79 * @param port [IN] type #hi_pwm_port PWM port number.CNcomment:PWM端口号。CNend
87 hi_u32 hi_pwm_init(hi_pwm_port port);
99 * @param port [IN] type #hi_pwm_port PWM port number.CNcomment:PWM端口号。CNend
107 hi_u32 hi_pwm_deinit(hi_pwm_port port);
141 * @param port [IN] type #hi_pwm_port PWM port number.CNcomment:PWM端口号。CNend
153 hi_u32 hi_pwm_start(hi_pwm_port port, hi_u16 duty, hi_u16 freq);
164 * @param port [I
[all...]
/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/libcoap/include/coap2/
H A Daddress.h31 uint16_t port; member
36 ((A)->port == (B)->port \
50 uint16_t port; member
54 ((A)->port == (B)->port \
/device/qemu/SmartL_E802/liteos_m/board/hals/csky_driver/src/
H A Ddevices.c99 port_name_e port; member
127 int32_t target_gpio_port_init(port_name_e port, uint32_t *base, uint32_t *irq, uint32_t *pin_num) in target_gpio_port_init() argument
132 if (sg_gpio_config[i].port == port) { in target_gpio_port_init()
H A Ddw_gpio.c35 extern int32_t drv_pin_config_mode(port_name_e port, uint8_t offset, gpio_mode_e pin_mode);
62 extern int32_t target_gpio_port_init(port_name_e port, uint32_t *base, uint32_t *irq, uint32_t *pin_num);
72 void *port, in gpio_set_direction()
76 dw_gpio_priv_t *gpio_priv = port; in gpio_set_direction()
91 * Read the status of the chosen port.
93 * port: use to chose a I/O port among Port A, B, or C.
97 static int32_t gpio_read(void *port, uint32_t *value) in gpio_read() argument
99 dw_gpio_priv_t *gpio_priv = port; in gpio_read()
109 * port
71 gpio_set_direction( void *port, gpio_direction_e direction ) gpio_set_direction() argument
114 gpio_write(void *port, uint32_t mask) gpio_write() argument
290 csi_gpio_port_initialize(int32_t port) csi_gpio_port_initialize() argument
[all...]
/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/lwip_sack/include/lwip/
H A Dapi.h57 /* Throughout this file, IP_add and port numbers are expected to be in
411 u16_t *port, u8_t local);
414 void netconn_trygetaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port);
423 err_t netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port, u8_t ifindex);
425 err_t netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port);
428 err_t netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port);
437 const ip_addr_t *addr, u16_t port);

Completed in 18 milliseconds

123