Home
last modified time | relevance | path

Searched refs:phy0_rg_faclk0_en (Results 1 - 4 of 4) sorted by relevance

/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/hi3516cv500/mipi_rx/
H A Dmipi_rx_reg.h35 unsigned int phy0_rg_faclk0_en : 1; /* [16] */ member
H A Dmipi_rx_hal.c270 phy_mode_link.bits.phy0_rg_faclk0_en = enable; in mipi_rx_set_phy_rg_clk0_en()
/device/soc/hisilicon/common/platform/mipi_csi/
H A Dmipi_rx_reg.h32 unsigned int phy0_rg_faclk0_en : 1; /* [16] */ member
H A Dmipi_rx_hi2121.c274 phyModeLink.bits.phy0_rg_faclk0_en = enable; in MipiRxSetPhyRgClk0En()

Completed in 21 milliseconds