Searched refs:mux_pll_src_vpll_cpll_gpll_p (Results 1 - 1 of 1) sorted by relevance
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/ |
H A D | clk-rk3399.c | 105 PNAME(mux_pll_src_vpll_cpll_gpll_p) = {"vpll", "cpll", "gpll"}; variable 904 COMPOSITE(DCLK_VOP0_DIV, "dclk_vop0_div", mux_pll_src_vpll_cpll_gpll_p, 908 COMPOSITE(DCLK_VOP0_DIV, "dclk_vop0_div", mux_pll_src_vpll_cpll_gpll_p, CLK_SET_RATE_PARENT, RK3399_CLKSEL_CON(49), 933 COMPOSITE(DCLK_VOP1_DIV, "dclk_vop1_div", mux_pll_src_vpll_cpll_gpll_p,
|
Completed in 3 milliseconds