Home
last modified time | relevance | path

Searched refs:chn_id (Results 1 - 18 of 18) sorted by relevance

/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/sysd/mkp/src/
H A Dsys_bind.c103 hi_s32 (*call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_bool block, mpp_data_type data_type, hi_void *pv_data);
104 hi_s32 (*reset_call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_void *v_data);
105 hi_s32 (*give_bind_call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_mpp_bind_dest *bind_send);
125 static hi_s32 sys_get_idx_by_dev_chn(sys_binder_ctx *binder_ctx, hi_s32 dev_id, hi_s32 chn_id) in sys_get_idx_by_dev_chn() argument
127 return (binder_ctx->max_chn_cnt * dev_id) + chn_id; in sys_get_idx_by_dev_chn()
130 static hi_void sys_get_dev_chn_by_idx(sys_binder_ctx *binder_ctx, hi_s32 index, hi_s32 *dev_id, hi_s32 *chn_id) in sys_get_dev_chn_by_idx() argument
134 *chn_id = index % binder_ctx->max_chn_cnt; in sys_get_dev_chn_by_idx()
153 (bind_chn->chn_id <= -1) || in sys_check_bind_dev_chn_id()
155 ((hi_u32)bind_chn->chn_id >= bind_ctx->max_chn_cnt)) { in sys_check_bind_dev_chn_id()
157 bind_chn->dev_id, bind_chn->chn_id); in sys_check_bind_dev_chn_id()
955 sys_bind_send_data(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_u32 flag, mpp_data_type data_type, hi_void *v_data) sys_bind_send_data() argument
1027 sys_bind_reset_data(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_void *private) sys_bind_reset_data() argument
[all...]
H A Dsys_ext.c385 (chn->chn_id < 0) || (chn->chn_id >= (hi_s32)g_mem_ctx[chn->mod_id].max_chn_cnt)) { in sys_check_mem_chn()
387 chn->mod_id, chn->dev_id, chn->chn_id); in sys_check_mem_chn()
394 static hi_s32 sys_mem_get_idx(sys_mem_ctx *mem_ctx, hi_s32 dev_id, hi_s32 chn_id) in sys_mem_get_idx() argument
396 return (mem_ctx->max_chn_cnt * dev_id) + chn_id; in sys_mem_get_idx()
411 index = sys_mem_get_idx(mem_ctx, mpp_chn->dev_id, mpp_chn->chn_id); in sys_get_valid_mmz_tbl()
484 index = sys_mem_get_idx(mem_ctx, mpp_chn->dev_id, mpp_chn->chn_id); in sys_get_mem_conf()
521 index = sys_mem_get_idx(mem_ctx, chn->dev_id, chn->chn_id); in sys_get_mmz_name()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/sysd/mkp/include/
H A Dmkp_sys.h192 #define bind_adjust_src_chn_id(mod_id, chn_id) \
195 (chn_id) = 0; \
199 #define bind_adjust_dest_chn_id(mod_id, chn_id) \
202 (chn_id) = 0; \
257 hi_s32 sys_bind_send_data(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_u32 flag,
260 hi_s32 sys_bind_reset_data(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_void *v_data);
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/compat/
H A Ddrv_klad.c36 hi_s32 hal_cipher_klad_config(hi_u32 chn_id, hi_u32 opt_id, hi_cipher_klad_target target, hi_bool is_decrypt) in hal_cipher_klad_config() argument
42 ret = hal_efuse_otp_load_cipher_key(chn_id, opt_id); in hal_cipher_klad_config()
49 ctrl.bits.klad2ci_addr = chn_id; in hal_cipher_klad_config()
195 hi_s32 drv_cipher_klad_load_key(hi_u32 chn_id, in drv_cipher_klad_load_key() argument
209 ret = hal_cipher_klad_config(chn_id, otp_id, target, HI_TRUE); in drv_cipher_klad_load_key()
H A Ddrv_klad.h49 hi_s32 hal_cipher_klad_config(hi_u32 chn_id, hi_u32 opt_id, hi_cipher_klad_target target, hi_bool is_decrypt);
58 hi_s32 drv_cipher_klad_load_key(hi_u32 chn_id,
H A Dhal_efuse.c35 #define kd_ctl_mode_cipher_key_addr(chn_id) (chn_id << 8)
247 hi_s32 hal_efuse_otp_load_cipher_key(hi_u32 chn_id, hi_u32 opt_id) in hal_efuse_otp_load_cipher_key() argument
258 kd_ctl_mode = (kd_ctl_mode_cipher_key_addr(chn_id) | kd_ctl_mode_opt_key_addr(opt_id) | \ in hal_efuse_otp_load_cipher_key()
H A Dhal_otp.c130 hi_s32 hal_efuse_otp_load_cipher_key(hi_u32 chn_id, hi_u32 opt_id) in hal_efuse_otp_load_cipher_key() argument
134 crypto_unused(chn_id); in hal_efuse_otp_load_cipher_key()
H A Dhal_efuse.h31 hi_s32 hal_efuse_otp_load_cipher_key(hi_u32 chn_id, hi_u32 opt_id);
H A Dhal_otp.h85 hi_s32 hal_efuse_otp_load_cipher_key(hi_u32 chn_id, hi_u32 opt_id);
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/sysd/ext_inc/
H A Dsys_ext.h67 hi_s32 (*give_bind_call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_mpp_bind_dest *bind_send);
74 hi_s32 (*call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_bool block, mpp_data_type data_type, hi_void *pv_data);
75 hi_s32 (*reset_call_back)(hi_s32 dev_id, hi_s32 chn_id, hi_void *pv_data);
376 hi_s32 (*pfn_sys_send_data)(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_u32 flag,
378 hi_s32 (*pfn_sys_reset_data)(hi_mod_id mod_id, hi_s32 dev_id, hi_s32 chn_id, hi_void *private);
467 #define call_sys_send_data(mod_id, dev_id, chn_id, flag, data_type, pv_data) \
468 (func_entry(sys_export_func, HI_ID_SYS)->pfn_sys_send_data(mod_id, dev_id, chn_id, flag, data_type, pv_data))
472 #define call_sys_reset_data(mod_id, dev_id, chn_id, private) \
473 (func_entry(sys_export_func, HI_ID_SYS)->pfn_sys_reset_data(mod_id, dev_id, chn_id, private))
/device/soc/rockchip/common/sdk_linux/drivers/thermal/
H A Drockchip_thermal.c105 * @chn_id: array of sensor ids of chip corresponding to the channel
123 int chn_id[SOC_MAX_SENSORS]; member
850 .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
851 .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
875 .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
900 .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
927 .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
952 .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
977 .chn_id[SENSOR_CPU] = 1, /* cpu sensor is channel 1 */
978 .chn_id[SENSOR_GP
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/include/adapt/
H A Dhi_common_adapt.h82 hi_s32 chn_id; member
/device/soc/hisilicon/hi3516dv300/sdk_linux/include/adapt/
H A Dhi_common_adapt.h79 hi_s32 chn_id; member
/device/soc/hisilicon/hi3516dv300/sdk_liteos/include/adapt/
H A Dhi_common_adapt.h79 hi_s32 chn_id; member
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/vo/vo_dev/arch/hi3516cv500/hal/
H A Dvou_drv.c724 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_dev_user_intf_sync_attr()
762 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_dev_div()
789 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_hdmi_div()
800 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_clk_reverse()
1211 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_intf_hdmi_cfg()
1237 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_intf_mipi_cfg()
1269 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_intf_bt1120_cfg()
1294 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_intf_bt656_cfg()
1376 mpp_chn.chn_id = VO_MPP_CHN_CHN_DEF_VAL; in vo_drv_set_intf_lcd_cfg()
1437 mpp_chn.chn_id in vo_drv_set_dev_out_reverse()
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/cbb/vo/vo_dev/mkp/include/
H A Dvou.h141 hi_s32 chn_id; member
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hifb/drv/hi3516cv500/
H A Dhifb_graphic_drv.c718 chn.chn_id = 0; in graphic_drv_allocate_mem()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hifb/src/
H A Dhifb_main.c7822 chn.chn_id = 0;

Completed in 27 milliseconds