Home
last modified time | relevance | path

Searched refs:PLL_PPLL (Results 1 - 10 of 10) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk1808-cru.h12 #define PLL_PPLL 6 macro
H A Drk3568-cru.h13 #define PLL_PPLL 1 macro
H A Drk3399-cru.h352 #define PLL_PPLL 1 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h12 #define PLL_PPLL 6 macro
H A Drk3568-cru.h13 #define PLL_PPLL 1 macro
H A Drk3588-cru.h21 #define PLL_PPLL 9 macro
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c186 [ppll] = PLL(pll_rk3036, PLL_PPLL, "ppll", mux_pll_p, 0, RK1808_PMU_PLL_CON(0), RK1808_PMU_MODE_CON, 0, 4, 0,
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c299 [ppll] = PLL(pll_rk3328, PLL_PPLL, "ppll", mux_pll_p, 0, RK3568_PMU_PLL_CON(0), RK3568_PMU_MODE_CON0, 0, 4, 0,
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3399.c235 [ppll] = PLL(pll_rk3399, PLL_PPLL, "ppll", mux_pll_p, CLK_IS_CRITICAL, RK3399_PMU_PLL_CON(0), RK3399_PMU_PLL_CON(3),
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c667 [ppll] = PLL(pll_rk3588_core, PLL_PPLL, "ppll", mux_pll_p,

Completed in 25 milliseconds