Home
last modified time | relevance | path

Searched refs:PCLK_UART4 (Results 1 - 16 of 16) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk1808-cru.h183 #define PCLK_UART4 261 macro
H A Dpx30-cru.h157 #define PCLK_UART4 332 macro
H A Drk3288-cru.h137 #define PCLK_UART4 345 macro
H A Drk3368-cru.h129 #define PCLK_UART4 345 macro
H A Drk3568-cru.h359 #define PCLK_UART4 296 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h183 #define PCLK_UART4 261 macro
H A Drv1126-cru.h316 #define PCLK_UART4 253 macro
H A Drk3568-cru.h359 #define PCLK_UART4 296 macro
H A Drk3588-cru.h177 #define PCLK_UART4 174 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3368.c674 GATE(PCLK_UART4, "pclk_uart4", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 10, GFLAGS),
H A Dclk-rk3308.c655 GATE(PCLK_UART4, "pclk_uart4", "pclk_bus", 0, RK3308_CLKGATE_CON(5), 14, GFLAGS),
H A Dclk-rk3288.c557 GATE(PCLK_UART4, "pclk_uart4", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 12, GFLAGS),
H A Dclk-px30.c614 GATE(PCLK_UART4, "pclk_uart4", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 8, GFLAGS),
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c560 GATE(PCLK_UART4, "pclk_uart4", "lsclk_bus_pre", 0, RK1808_CLKGATE_CON(15), 12, GFLAGS),
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c909 GATE(PCLK_UART4, "pclk_uart4", "pclk_bus", 0, RK3568_CLKGATE_CON(28), 8, GFLAGS),
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c1192 GATE(PCLK_UART4, "pclk_uart4", "pclk_top_root", 0,

Completed in 33 milliseconds