Home
last modified time | relevance | path

Searched refs:PCLK_I2C0 (Results 1 - 21 of 21) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3036-cru.h67 #define PCLK_I2C0 332 macro
H A Drk3128-cru.h103 #define PCLK_I2C0 332 macro
H A Drk3188-cru-common.h89 #define PCLK_I2C0 336 macro
H A Dpx30-cru.h159 #define PCLK_I2C0 334 macro
H A Drk3288-cru.h124 #define PCLK_I2C0 332 macro
H A Drk3368-cru.h116 #define PCLK_I2C0 332 macro
H A Drk3568-cru.h58 #define PCLK_I2C0 45 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drv1126-cru.h47 #define PCLK_I2C0 33 macro
H A Drk3568-cru.h58 #define PCLK_I2C0 45 macro
H A Drk3588-cru.h642 #define PCLK_I2C0 646 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3036.c364 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 4, GFLAGS),
H A Dclk-rk3128.c416 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 4, GFLAGS),
H A Dclk-rk3368.c580 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_bus", 0, RK3368_CLKGATE_CON(12), 2, GFLAGS),
H A Dclk-rk3188.c425 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 4, GFLAGS),
H A Dclk-rk3328.c580 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_bus", 0, RK3328_CLKGATE_CON(15), 10, GFLAGS),
H A Dclk-rk3228.c477 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 15, GFLAGS),
H A Dclk-rk3308.c656 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_bus", 0, RK3308_CLKGATE_CON(5), 15, GFLAGS),
H A Dclk-rk3288.c499 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 2, GFLAGS),
H A Dclk-px30.c616 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 10, GFLAGS),
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c1055 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_pdpmu", 0, RK3568_PMU_CLKGATE_CON(1), 0, GFLAGS),
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c2164 GATE(PCLK_I2C0, "pclk_i2c0", "pclk_pmu0_root", 0,

Completed in 34 milliseconds