Home
last modified time | relevance | path

Searched refs:PCLK_GPIO0 (Results 1 - 19 of 19) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3036-cru.h63 #define PCLK_GPIO0 320 macro
H A Drk3128-cru.h93 #define PCLK_GPIO0 320 macro
H A Drk3188-cru-common.h94 #define PCLK_GPIO0 341 macro
H A Drk3288-cru.h112 #define PCLK_GPIO0 320 macro
H A Drk3368-cru.h107 #define PCLK_GPIO0 320 macro
H A Drk3568-cru.h59 #define PCLK_GPIO0 46 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drv1126-cru.h52 #define PCLK_GPIO0 38 macro
H A Drk3568-cru.h59 #define PCLK_GPIO0 46 macro
H A Drk3588-cru.h640 #define PCLK_GPIO0 644 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3036.c367 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
H A Dclk-rk3128.c423 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
H A Dclk-rk3368.c706 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3368_CLKGATE_CON(23), 4, GFLAGS),
H A Dclk-rk3188.c427 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
H A Dclk-rk3328.c588 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 7, GFLAGS),
H A Dclk-rk3228.c485 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 8, GFLAGS),
H A Dclk-rk3308.c668 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 12, GFLAGS),
H A Dclk-rk3288.c595 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3288_CLKGATE_CON(17), 4, GFLAGS),
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c1073 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pdpmu", 0, RK3568_PMU_CLKGATE_CON(1), 9, GFLAGS),
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c2159 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pmu0_root", 0,

Completed in 32 milliseconds