Home
last modified time | relevance | path

Searched refs:MMU_AS_REG (Results 1 - 17 of 17) sorted by relevance

/device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/backend/gpu/
H A Dmali_kbase_mmu_hw_direct.c66 u32 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), kctx); in wait_ready()
71 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), NULL); in wait_ready()
81 kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), kctx); in wait_ready()
94 kbase_reg_write(kbdev, MMU_AS_REG(as_nr, AS_COMMAND), cmd, kctx); in write_cmd()
171 as->fault_addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTADDRESS_HI), kctx); in kbase_mmu_interrupt()
173 as->fault_addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTADDRESS_LO), kctx); in kbase_mmu_interrupt()
187 as->fault_status = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTSTATUS), kctx); in kbase_mmu_interrupt()
193 as->fault_extra_addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTEXTRA_HI), kctx); in kbase_mmu_interrupt()
195 as->fault_extra_addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTEXTRA_LO), kctx); in kbase_mmu_interrupt()
251 kbase_reg_write(kbdev, MMU_AS_REG(a in kbase_mmu_hw_configure()
[all...]
H A Dmali_kbase_debug_job_fault_backend.c37 /* MMU_AS_REG(n,r) */
84 kctx->reg_dump[offset] = MMU_AS_REG(j, as_reg_snapshot[i]); in kbase_debug_job_fault_reg_snapshot_init()
/device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/backend/gpu/
H A Dmali_kbase_mmu_hw_direct.c69 u32 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), kctx); in wait_ready()
74 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), NULL); in wait_ready()
83 kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS), kctx); in wait_ready()
96 kbase_reg_write(kbdev, MMU_AS_REG(as_nr, AS_COMMAND), cmd, in write_cmd()
177 MMU_AS_REG(as_no, in kbase_mmu_interrupt()
182 MMU_AS_REG(as_no, in kbase_mmu_interrupt()
200 MMU_AS_REG(as_no, in kbase_mmu_interrupt()
211 MMU_AS_REG(as_no, AS_FAULTEXTRA_HI), in kbase_mmu_interrupt()
215 MMU_AS_REG(as_no, AS_FAULTEXTRA_LO), in kbase_mmu_interrupt()
274 kbase_reg_write(kbdev, MMU_AS_REG(a in kbase_mmu_hw_configure()
[all...]
H A Dmali_kbase_debug_job_fault_backend.c64 /* MMU_AS_REG(n,r) */
123 MMU_AS_REG(j, as_reg_snapshot[i]); in kbase_debug_job_fault_reg_snapshot_init()
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/mmu/
H A Dmali_kbase_mmu_hw_direct.c134 kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS)) & in wait_ready()
154 kbase_reg_write(kbdev, MMU_AS_REG(as_nr, AS_COMMAND), cmd); in write_cmd()
186 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSCFG_LO), in kbase_mmu_hw_configure()
188 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSCFG_HI), in kbase_mmu_hw_configure()
191 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSTAB_LO), in kbase_mmu_hw_configure()
193 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSTAB_HI), in kbase_mmu_hw_configure()
196 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_MEMATTR_LO), in kbase_mmu_hw_configure()
198 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_MEMATTR_HI), in kbase_mmu_hw_configure()
232 MMU_AS_REG(as->number, AS_LOCKADDR_HI)) << 32; in kbase_mmu_hw_do_operation()
234 MMU_AS_REG(a in kbase_mmu_hw_do_operation()
[all...]
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/mmu/
H A Dmali_kbase_mmu_hw_direct.c90 u32 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS)); in wait_ready()
96 val = kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS)); in wait_ready()
107 kbase_reg_read(kbdev, MMU_AS_REG(as_nr, AS_STATUS)); in wait_ready()
120 kbase_reg_write(kbdev, MMU_AS_REG(as_nr, AS_COMMAND), cmd); in write_cmd()
154 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSCFG_LO), transcfg); in kbase_mmu_hw_configure()
155 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSCFG_HI), (transcfg >> 0x20) & 0xFFFFFFFFUL); in kbase_mmu_hw_configure()
162 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSTAB_LO), current_setup->transtab & 0xFFFFFFFFUL); in kbase_mmu_hw_configure()
163 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_TRANSTAB_HI), (current_setup->transtab >> 0x20) & 0xFFFFFFFFUL); in kbase_mmu_hw_configure()
165 kbase_reg_write(kbdev, MMU_AS_REG(as->number, AS_MEMATTR_LO), current_setup->memattr & 0xFFFFFFFFUL); in kbase_mmu_hw_configure()
166 kbase_reg_write(kbdev, MMU_AS_REG(a in kbase_mmu_hw_configure()
[all...]
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/mmu/backend/
H A Dmali_kbase_mmu_jm.c356 fault->addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
359 fault->addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
373 fault->status = kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
376 MMU_AS_REG(as_no, AS_FAULTEXTRA_HI)); in kbase_mmu_interrupt()
379 MMU_AS_REG(as_no, AS_FAULTEXTRA_LO)); in kbase_mmu_interrupt()
H A Dmali_kbase_mmu_csf.c378 fault->addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
381 fault->addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
391 fault->status = kbase_reg_read(kbdev, MMU_AS_REG(as_no, in kbase_mmu_interrupt()
395 MMU_AS_REG(as_no, AS_FAULTEXTRA_HI)); in kbase_mmu_interrupt()
398 MMU_AS_REG(as_no, AS_FAULTEXTRA_LO)); in kbase_mmu_interrupt()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/mmu/backend/
H A Dmali_kbase_mmu_jm.c323 fault->addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTADDRESS_HI)); in kbase_mmu_interrupt()
325 fault->addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTADDRESS_LO)); in kbase_mmu_interrupt()
338 fault->status = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTSTATUS)); in kbase_mmu_interrupt()
341 fault->extra_addr = kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTEXTRA_HI)); in kbase_mmu_interrupt()
343 fault->extra_addr |= kbase_reg_read(kbdev, MMU_AS_REG(as_no, AS_FAULTEXTRA_LO)); in kbase_mmu_interrupt()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/backend/gpu/
H A Dmali_kbase_debug_job_fault_backend.c44 /* MMU_AS_REG(n,r) */
91 kctx->reg_dump[offset] = MMU_AS_REG(j, as_reg_snapshot[i]); in kbase_debug_job_fault_reg_snapshot_init()
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/backend/gpu/
H A Dmali_kbase_debug_job_fault_backend.c68 /* MMU_AS_REG(n,r) */
129 MMU_AS_REG(j, as_reg_snapshot[i]); in kbase_debug_job_fault_reg_snapshot_init()
H A Dmali_kbase_model_dummy.c1256 } else if ((addr >= MMU_AS_REG(0, AS_TRANSTAB_LO)) &&
1257 (addr <= MMU_AS_REG(15, AS_STATUS))) {
1258 int mem_addr_space = (addr - MMU_AS_REG(0, AS_TRANSTAB_LO))
1733 } else if (addr >= MMU_AS_REG(0, AS_TRANSTAB_LO)
1734 && addr <= MMU_AS_REG(15, AS_STATUS)) {
1735 int mem_addr_space = (addr - MMU_AS_REG(0, AS_TRANSTAB_LO))
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/gpu/
H A Dmali_kbase_gpu_regmap.h203 #define MMU_AS_REG(n, r) (MMU_REG(MMU_AS0 + ((n) << 6)) + (r)) macro
/device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/
H A Dmali_midg_regmap.h277 #define MMU_AS_REG(n, r) (MMU_REG(MMU_AS0 + ((n) << 6)) + (r)) macro
/device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/
H A Dmali_midg_regmap.h280 #define MMU_AS_REG(n, r) (MMU_REG(MMU_AS0 + ((n) << 6)) + (r)) macro
/device/soc/rockchip/rk3588/kernel/include/uapi/gpu/arm/bifrost/gpu/
H A Dmali_kbase_gpu_regmap.h223 #define MMU_AS_REG(n, r) (MMU_REG(MMU_AS0 + ((n) << 6)) + (r)) macro
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/csf/
H A Dmali_kbase_csf_firmware.c280 val = kbase_reg_read(kbdev, MMU_AS_REG(MCU_AS_NR, AS_STATUS)); in wait_ready()
284 val = kbase_reg_read(kbdev, MMU_AS_REG(MCU_AS_NR, AS_STATUS)); in wait_ready()

Completed in 17 milliseconds