Home
last modified time | relevance | path

Searched refs:DCLK_VOP (Results 1 - 8 of 8) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3128-cru.h71 #define DCLK_VOP 190 macro
H A Drk3368-cru.h82 #define DCLK_VOP 190 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drv1126-cru.h222 #define DCLK_VOP 154 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3128.c282 COMPOSITE(DCLK_VOP, "dclk_vop", mux_sclk_vop_src_p, 0, RK2928_CLKSEL_CON(27), 0, 2, MFLAGS, 8, 8, DFLAGS,
H A Dclk-rk3368.c389 COMPOSITE_DCLK(DCLK_VOP, "dclk_vop", mux_pll_src_dmycpll_dmygpll_npll_p, CLK_SET_RATE_PARENT, RK3368_CLKSEL_CON(20),
H A Dclk-rv1108.c330 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, CLK_SET_RATE_PARENT, RV1108_CLKSEL_CON(32), 7, 1, MFLAGS),
H A Dclk-rk3228.c330 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, 0, RK2928_CLKSEL_CON(27), 1, 1, MFLAGS),
H A Dclk-rk3308.c357 GATE(DCLK_VOP, "dclk_vop", "dclk_vop_mux", 0, RK3308_CLKGATE_CON(1), 8, GFLAGS),

Completed in 15 milliseconds