Home
last modified time | relevance | path

Searched refs:ANA_PLL_CD_TX_SER_RATE_SEL (Results 1 - 1 of 1) sorted by relevance

/device/soc/rockchip/rk3588/kernel/drivers/phy/rockchip/
H A Dphy-rockchip-samsung-hdptx.c133 #define ANA_PLL_CD_TX_SER_RATE_SEL BIT(3) macro
824 regmap_update_bits(hdptx->regmap, 0x0204, ANA_PLL_CD_TX_SER_RATE_SEL, in rockchip_hdptx_phy_dp_pll_init()
825 FIELD_PREP(ANA_PLL_CD_TX_SER_RATE_SEL, 0x0)); in rockchip_hdptx_phy_dp_pll_init()

Completed in 2 milliseconds