1// Copyright 2015, VIXL authors
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are met:
6//
7//   * Redistributions of source code must retain the above copyright notice,
8//     this list of conditions and the following disclaimer.
9//   * Redistributions in binary form must reproduce the above copyright notice,
10//     this list of conditions and the following disclaimer in the documentation
11//     and/or other materials provided with the distribution.
12//   * Neither the name of ARM Limited nor the names of its contributors may be
13//     used to endorse or promote products derived from this software without
14//     specific prior written permission.
15//
16// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
17// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
18// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
19// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
20// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
22// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
23// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
24// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
27
28// ---------------------------------------------------------------------
29// This file is auto generated using tools/generate_simulator_traces.py.
30//
31// PLEASE DO NOT EDIT.
32// ---------------------------------------------------------------------
33
34#ifndef VIXL_SIM_FRECPE_4S_TRACE_AARCH64_H_
35#define VIXL_SIM_FRECPE_4S_TRACE_AARCH64_H_
36
37const uint32_t kExpected_NEON_frecpe_4S[] = {
38  0xff800000, 0xfe800000, 0xff800000, 0x7f800000,
39  0xfe800000, 0xff800000, 0x7f800000, 0x7e7f8000,
40  0xff800000, 0x7f800000, 0x7e7f8000, 0x40000000,
41  0x7f800000, 0x7e7f8000, 0x40000000, 0x3fff8000,
42  0x7e7f8000, 0x40000000, 0x3fff8000, 0x3fff8000,
43  0x40000000, 0x3fff8000, 0x3fff8000, 0x3f800000,
44  0x3fff8000, 0x3fff8000, 0x3f800000, 0x3f7f8000,
45  0x3fff8000, 0x3f800000, 0x3f7f8000, 0x3f7f8000,
46  0x3f800000, 0x3f7f8000, 0x3f7f8000, 0x3f2a8000,
47  0x3f7f8000, 0x3f7f8000, 0x3f2a8000, 0x3dcc8000,
48  0x3f7f8000, 0x3f2a8000, 0x3dcc8000, 0x7fcfffff,
49  0x3f2a8000, 0x3dcc8000, 0x7fcfffff, 0x00000000,
50  0x3dcc8000, 0x7fcfffff, 0x00000000, 0x7fd23456,
51  0x7fcfffff, 0x00000000, 0x7fd23456, 0x7fc00000,
52  0x00000000, 0x7fd23456, 0x7fc00000, 0x7fd23456,
53  0x7fd23456, 0x7fc00000, 0x7fd23456, 0x7fc00001,
54  0x7fc00000, 0x7fd23456, 0x7fc00001, 0x7f800000,
55  0x7fd23456, 0x7fc00001, 0x7f800000, 0x7e800000,
56  0x7fc00001, 0x7f800000, 0x7e800000, 0x7f800000,
57  0x7f800000, 0x7e800000, 0x7f800000, 0xff800000,
58  0x7e800000, 0x7f800000, 0xff800000, 0xfe7f8000,
59  0x7f800000, 0xff800000, 0xfe7f8000, 0xc0000000,
60  0xff800000, 0xfe7f8000, 0xc0000000, 0xbfff8000,
61  0xfe7f8000, 0xc0000000, 0xbfff8000, 0xbfff8000,
62  0xc0000000, 0xbfff8000, 0xbfff8000, 0xbf800000,
63  0xbfff8000, 0xbfff8000, 0xbf800000, 0xbf7f8000,
64  0xbfff8000, 0xbf800000, 0xbf7f8000, 0xbf7f8000,
65  0xbf800000, 0xbf7f8000, 0xbf7f8000, 0xbf2a8000,
66  0xbf7f8000, 0xbf7f8000, 0xbf2a8000, 0xbdcc8000,
67  0xbf7f8000, 0xbf2a8000, 0xbdcc8000, 0xffcfffff,
68  0xbf2a8000, 0xbdcc8000, 0xffcfffff, 0x80000000,
69  0xbdcc8000, 0xffcfffff, 0x80000000, 0xffd23456,
70  0xffcfffff, 0x80000000, 0xffd23456, 0xffc00000,
71  0x80000000, 0xffd23456, 0xffc00000, 0xffd23456,
72  0xffd23456, 0xffc00000, 0xffd23456, 0xffc00001,
73  0xffc00000, 0xffd23456, 0xffc00001, 0xff800000,
74  0xffd23456, 0xffc00001, 0xff800000, 0xfe800000,
75  0xffc00001, 0xff800000, 0xfe800000, 0xff800000,
76};
77const unsigned kExpectedCount_NEON_frecpe_4S = 38;
78
79#endif  // VIXL_SIM_FRECPE_4S_TRACE_AARCH64_H_
80