1// Copyright 2015, VIXL authors
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are met:
6//
7//   * Redistributions of source code must retain the above copyright notice,
8//     this list of conditions and the following disclaimer.
9//   * Redistributions in binary form must reproduce the above copyright notice,
10//     this list of conditions and the following disclaimer in the documentation
11//     and/or other materials provided with the distribution.
12//   * Neither the name of ARM Limited nor the names of its contributors may be
13//     used to endorse or promote products derived from this software without
14//     specific prior written permission.
15//
16// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
17// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
18// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
19// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
20// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
22// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
23// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
24// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
27
28// ---------------------------------------------------------------------
29// This file is auto generated using tools/generate_simulator_traces.py.
30//
31// PLEASE DO NOT EDIT.
32// ---------------------------------------------------------------------
33
34#ifndef VIXL_SIM_FCVTMS_XH_TRACE_AARCH64_H_
35#define VIXL_SIM_FCVTMS_XH_TRACE_AARCH64_H_
36
37const int64_t kExpected_fcvtms_xh[] = {
38  INT64_C(0),
39  INT64_C(0),
40  INT64_C(0),
41  INT64_C(0),
42  INT64_C(0),
43  INT64_C(0),
44  INT64_C(1),
45  INT64_C(1),
46  INT64_C(1),
47  INT64_C(10),
48  INT64_C(65504),
49  INT64_C(9223372036854775807),
50  INT64_C(0),
51  INT64_C(0),
52  INT64_C(0),
53  INT64_C(0),
54  INT64_C(0),
55  INT64_C(0),
56  INT64_C(0),
57  INT64_C(0),
58  -INT64_C(1),
59  -INT64_C(1),
60  -INT64_C(1),
61  -INT64_C(1),
62  -INT64_C(1),
63  -INT64_C(1),
64  -INT64_C(2),
65  -INT64_C(2),
66  -INT64_C(10),
67  -INT64_C(65504),
68  -INT64_C(9223372036854775807) - 1,
69  INT64_C(0),
70  INT64_C(0),
71  INT64_C(0),
72  INT64_C(0),
73  -INT64_C(1),
74  -INT64_C(1),
75  -INT64_C(1),
76  INT64_C(1024),
77  INT64_C(1025),
78  INT64_C(1026),
79  INT64_C(1027),
80  INT64_C(1347),
81  INT64_C(2044),
82  INT64_C(2045),
83  INT64_C(2046),
84  INT64_C(2047),
85  INT64_C(512),
86  INT64_C(512),
87  INT64_C(513),
88  INT64_C(513),
89  INT64_C(912),
90  INT64_C(1022),
91  INT64_C(1022),
92  INT64_C(1023),
93  INT64_C(1023),
94  INT64_C(256),
95  INT64_C(256),
96  INT64_C(256),
97  INT64_C(256),
98  INT64_C(332),
99  INT64_C(511),
100  INT64_C(511),
101  INT64_C(511),
102  INT64_C(511),
103  -INT64_C(1024),
104  -INT64_C(1025),
105  -INT64_C(1026),
106  -INT64_C(1027),
107  -INT64_C(1347),
108  -INT64_C(2044),
109  -INT64_C(2045),
110  -INT64_C(2046),
111  -INT64_C(2047),
112  -INT64_C(512),
113  -INT64_C(513),
114  -INT64_C(513),
115  -INT64_C(514),
116  -INT64_C(913),
117  -INT64_C(1022),
118  -INT64_C(1023),
119  -INT64_C(1023),
120  -INT64_C(1024),
121  -INT64_C(256),
122  -INT64_C(257),
123  -INT64_C(257),
124  -INT64_C(257),
125  -INT64_C(333),
126  -INT64_C(511),
127  -INT64_C(512),
128  -INT64_C(512),
129  -INT64_C(512),
130  INT64_C(0),
131  INT64_C(0),
132  INT64_C(0),
133  INT64_C(0),
134  INT64_C(0),
135  INT64_C(0),
136  INT64_C(0),
137  INT64_C(0),
138  INT64_C(0),
139};
140const unsigned kExpectedCount_fcvtms_xh = 101;
141
142#endif  // VIXL_SIM_FCVTMS_XH_TRACE_AARCH64_H_
143