162306a36Sopenharmony_ci/* SPDX-License-Identifier: GPL-2.0-only */
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * This header provides macros for X1830 DMA bindings.
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * Copyright (c) 2019 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
662306a36Sopenharmony_ci */
762306a36Sopenharmony_ci
862306a36Sopenharmony_ci#ifndef __DT_BINDINGS_DMA_X1830_DMA_H__
962306a36Sopenharmony_ci#define __DT_BINDINGS_DMA_X1830_DMA_H__
1062306a36Sopenharmony_ci
1162306a36Sopenharmony_ci/*
1262306a36Sopenharmony_ci * Request type numbers for the X1830 DMA controller (written to the DRTn
1362306a36Sopenharmony_ci * register for the channel).
1462306a36Sopenharmony_ci */
1562306a36Sopenharmony_ci#define X1830_DMA_I2S0_TX	0x6
1662306a36Sopenharmony_ci#define X1830_DMA_I2S0_RX	0x7
1762306a36Sopenharmony_ci#define X1830_DMA_AUTO		0x8
1862306a36Sopenharmony_ci#define X1830_DMA_SADC_RX	0x9
1962306a36Sopenharmony_ci#define X1830_DMA_UART1_TX	0x12
2062306a36Sopenharmony_ci#define X1830_DMA_UART1_RX	0x13
2162306a36Sopenharmony_ci#define X1830_DMA_UART0_TX	0x14
2262306a36Sopenharmony_ci#define X1830_DMA_UART0_RX	0x15
2362306a36Sopenharmony_ci#define X1830_DMA_SSI0_TX	0x16
2462306a36Sopenharmony_ci#define X1830_DMA_SSI0_RX	0x17
2562306a36Sopenharmony_ci#define X1830_DMA_SSI1_TX	0x18
2662306a36Sopenharmony_ci#define X1830_DMA_SSI1_RX	0x19
2762306a36Sopenharmony_ci#define X1830_DMA_MSC0_TX	0x1a
2862306a36Sopenharmony_ci#define X1830_DMA_MSC0_RX	0x1b
2962306a36Sopenharmony_ci#define X1830_DMA_MSC1_TX	0x1c
3062306a36Sopenharmony_ci#define X1830_DMA_MSC1_RX	0x1d
3162306a36Sopenharmony_ci#define X1830_DMA_DMIC_RX	0x21
3262306a36Sopenharmony_ci#define X1830_DMA_SMB0_TX	0x24
3362306a36Sopenharmony_ci#define X1830_DMA_SMB0_RX	0x25
3462306a36Sopenharmony_ci#define X1830_DMA_SMB1_TX	0x26
3562306a36Sopenharmony_ci#define X1830_DMA_SMB1_RX	0x27
3662306a36Sopenharmony_ci#define X1830_DMA_DES_TX	0x2e
3762306a36Sopenharmony_ci#define X1830_DMA_DES_RX	0x2f
3862306a36Sopenharmony_ci
3962306a36Sopenharmony_ci#endif /* __DT_BINDINGS_DMA_X1830_DMA_H__ */
40