162306a36Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0+
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Intel XHCI (Cherry Trail, Broxton and others) USB OTG role switch driver
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * Copyright (c) 2016-2017 Hans de Goede <hdegoede@redhat.com>
662306a36Sopenharmony_ci *
762306a36Sopenharmony_ci * Loosely based on android x86 kernel code which is:
862306a36Sopenharmony_ci *
962306a36Sopenharmony_ci * Copyright (C) 2014 Intel Corp.
1062306a36Sopenharmony_ci *
1162306a36Sopenharmony_ci * Author: Wu, Hao
1262306a36Sopenharmony_ci */
1362306a36Sopenharmony_ci
1462306a36Sopenharmony_ci#include <linux/acpi.h>
1562306a36Sopenharmony_ci#include <linux/delay.h>
1662306a36Sopenharmony_ci#include <linux/err.h>
1762306a36Sopenharmony_ci#include <linux/io.h>
1862306a36Sopenharmony_ci#include <linux/kernel.h>
1962306a36Sopenharmony_ci#include <linux/module.h>
2062306a36Sopenharmony_ci#include <linux/platform_device.h>
2162306a36Sopenharmony_ci#include <linux/pm_runtime.h>
2262306a36Sopenharmony_ci#include <linux/property.h>
2362306a36Sopenharmony_ci#include <linux/usb/role.h>
2462306a36Sopenharmony_ci
2562306a36Sopenharmony_ci/* register definition */
2662306a36Sopenharmony_ci#define DUAL_ROLE_CFG0			0x68
2762306a36Sopenharmony_ci#define SW_VBUS_VALID			BIT(24)
2862306a36Sopenharmony_ci#define SW_IDPIN_EN			BIT(21)
2962306a36Sopenharmony_ci#define SW_IDPIN			BIT(20)
3062306a36Sopenharmony_ci#define SW_SWITCH_EN			BIT(16)
3162306a36Sopenharmony_ci
3262306a36Sopenharmony_ci#define DRD_CONFIG_DYNAMIC		0
3362306a36Sopenharmony_ci#define DRD_CONFIG_STATIC_HOST		1
3462306a36Sopenharmony_ci#define DRD_CONFIG_STATIC_DEVICE	2
3562306a36Sopenharmony_ci#define DRD_CONFIG_MASK			3
3662306a36Sopenharmony_ci
3762306a36Sopenharmony_ci#define DUAL_ROLE_CFG1			0x6c
3862306a36Sopenharmony_ci#define HOST_MODE			BIT(29)
3962306a36Sopenharmony_ci
4062306a36Sopenharmony_ci#define DUAL_ROLE_CFG1_POLL_TIMEOUT	1000
4162306a36Sopenharmony_ci
4262306a36Sopenharmony_ci#define DRV_NAME			"intel_xhci_usb_sw"
4362306a36Sopenharmony_ci
4462306a36Sopenharmony_cistruct intel_xhci_usb_data {
4562306a36Sopenharmony_ci	struct device *dev;
4662306a36Sopenharmony_ci	struct usb_role_switch *role_sw;
4762306a36Sopenharmony_ci	void __iomem *base;
4862306a36Sopenharmony_ci	bool enable_sw_switch;
4962306a36Sopenharmony_ci};
5062306a36Sopenharmony_ci
5162306a36Sopenharmony_cistatic const struct software_node intel_xhci_usb_node = {
5262306a36Sopenharmony_ci	"intel-xhci-usb-sw",
5362306a36Sopenharmony_ci};
5462306a36Sopenharmony_ci
5562306a36Sopenharmony_cistatic int intel_xhci_usb_set_role(struct usb_role_switch *sw,
5662306a36Sopenharmony_ci				   enum usb_role role)
5762306a36Sopenharmony_ci{
5862306a36Sopenharmony_ci	struct intel_xhci_usb_data *data = usb_role_switch_get_drvdata(sw);
5962306a36Sopenharmony_ci	unsigned long timeout;
6062306a36Sopenharmony_ci	acpi_status status;
6162306a36Sopenharmony_ci	u32 glk, val;
6262306a36Sopenharmony_ci	u32 drd_config = DRD_CONFIG_DYNAMIC;
6362306a36Sopenharmony_ci
6462306a36Sopenharmony_ci	/*
6562306a36Sopenharmony_ci	 * On many CHT devices ACPI event (_AEI) handlers read / modify /
6662306a36Sopenharmony_ci	 * write the cfg0 register, just like we do. Take the ACPI lock
6762306a36Sopenharmony_ci	 * to avoid us racing with the AML code.
6862306a36Sopenharmony_ci	 */
6962306a36Sopenharmony_ci	status = acpi_acquire_global_lock(ACPI_WAIT_FOREVER, &glk);
7062306a36Sopenharmony_ci	if (ACPI_FAILURE(status) && status != AE_NOT_CONFIGURED) {
7162306a36Sopenharmony_ci		dev_err(data->dev, "Error could not acquire lock\n");
7262306a36Sopenharmony_ci		return -EIO;
7362306a36Sopenharmony_ci	}
7462306a36Sopenharmony_ci
7562306a36Sopenharmony_ci	pm_runtime_get_sync(data->dev);
7662306a36Sopenharmony_ci
7762306a36Sopenharmony_ci	/*
7862306a36Sopenharmony_ci	 * Set idpin value as requested.
7962306a36Sopenharmony_ci	 * Since some devices rely on firmware setting DRD_CONFIG and
8062306a36Sopenharmony_ci	 * SW_SWITCH_EN bits to be zero for role switch,
8162306a36Sopenharmony_ci	 * do not set these bits for those devices.
8262306a36Sopenharmony_ci	 */
8362306a36Sopenharmony_ci	val = readl(data->base + DUAL_ROLE_CFG0);
8462306a36Sopenharmony_ci	switch (role) {
8562306a36Sopenharmony_ci	case USB_ROLE_NONE:
8662306a36Sopenharmony_ci		val |= SW_IDPIN;
8762306a36Sopenharmony_ci		val &= ~SW_VBUS_VALID;
8862306a36Sopenharmony_ci		drd_config = DRD_CONFIG_DYNAMIC;
8962306a36Sopenharmony_ci		break;
9062306a36Sopenharmony_ci	case USB_ROLE_HOST:
9162306a36Sopenharmony_ci		val &= ~SW_IDPIN;
9262306a36Sopenharmony_ci		val &= ~SW_VBUS_VALID;
9362306a36Sopenharmony_ci		drd_config = DRD_CONFIG_STATIC_HOST;
9462306a36Sopenharmony_ci		break;
9562306a36Sopenharmony_ci	case USB_ROLE_DEVICE:
9662306a36Sopenharmony_ci		val |= SW_IDPIN;
9762306a36Sopenharmony_ci		val |= SW_VBUS_VALID;
9862306a36Sopenharmony_ci		drd_config = DRD_CONFIG_STATIC_DEVICE;
9962306a36Sopenharmony_ci		break;
10062306a36Sopenharmony_ci	}
10162306a36Sopenharmony_ci	val |= SW_IDPIN_EN;
10262306a36Sopenharmony_ci	if (data->enable_sw_switch) {
10362306a36Sopenharmony_ci		val &= ~DRD_CONFIG_MASK;
10462306a36Sopenharmony_ci		val |= SW_SWITCH_EN | drd_config;
10562306a36Sopenharmony_ci	}
10662306a36Sopenharmony_ci	writel(val, data->base + DUAL_ROLE_CFG0);
10762306a36Sopenharmony_ci
10862306a36Sopenharmony_ci	acpi_release_global_lock(glk);
10962306a36Sopenharmony_ci
11062306a36Sopenharmony_ci	/* In most case it takes about 600ms to finish mode switching */
11162306a36Sopenharmony_ci	timeout = jiffies + msecs_to_jiffies(DUAL_ROLE_CFG1_POLL_TIMEOUT);
11262306a36Sopenharmony_ci
11362306a36Sopenharmony_ci	/* Polling on CFG1 register to confirm mode switch.*/
11462306a36Sopenharmony_ci	do {
11562306a36Sopenharmony_ci		val = readl(data->base + DUAL_ROLE_CFG1);
11662306a36Sopenharmony_ci		if (!!(val & HOST_MODE) == (role == USB_ROLE_HOST)) {
11762306a36Sopenharmony_ci			pm_runtime_put(data->dev);
11862306a36Sopenharmony_ci			return 0;
11962306a36Sopenharmony_ci		}
12062306a36Sopenharmony_ci
12162306a36Sopenharmony_ci		/* Interval for polling is set to about 5 - 10 ms */
12262306a36Sopenharmony_ci		usleep_range(5000, 10000);
12362306a36Sopenharmony_ci	} while (time_before(jiffies, timeout));
12462306a36Sopenharmony_ci
12562306a36Sopenharmony_ci	pm_runtime_put(data->dev);
12662306a36Sopenharmony_ci
12762306a36Sopenharmony_ci	dev_warn(data->dev, "Timeout waiting for role-switch\n");
12862306a36Sopenharmony_ci	return -ETIMEDOUT;
12962306a36Sopenharmony_ci}
13062306a36Sopenharmony_ci
13162306a36Sopenharmony_cistatic enum usb_role intel_xhci_usb_get_role(struct usb_role_switch *sw)
13262306a36Sopenharmony_ci{
13362306a36Sopenharmony_ci	struct intel_xhci_usb_data *data = usb_role_switch_get_drvdata(sw);
13462306a36Sopenharmony_ci	enum usb_role role;
13562306a36Sopenharmony_ci	u32 val;
13662306a36Sopenharmony_ci
13762306a36Sopenharmony_ci	pm_runtime_get_sync(data->dev);
13862306a36Sopenharmony_ci	val = readl(data->base + DUAL_ROLE_CFG0);
13962306a36Sopenharmony_ci	pm_runtime_put(data->dev);
14062306a36Sopenharmony_ci
14162306a36Sopenharmony_ci	if (!(val & SW_IDPIN))
14262306a36Sopenharmony_ci		role = USB_ROLE_HOST;
14362306a36Sopenharmony_ci	else if (val & SW_VBUS_VALID)
14462306a36Sopenharmony_ci		role = USB_ROLE_DEVICE;
14562306a36Sopenharmony_ci	else
14662306a36Sopenharmony_ci		role = USB_ROLE_NONE;
14762306a36Sopenharmony_ci
14862306a36Sopenharmony_ci	return role;
14962306a36Sopenharmony_ci}
15062306a36Sopenharmony_ci
15162306a36Sopenharmony_cistatic int intel_xhci_usb_probe(struct platform_device *pdev)
15262306a36Sopenharmony_ci{
15362306a36Sopenharmony_ci	struct usb_role_switch_desc sw_desc = { };
15462306a36Sopenharmony_ci	struct device *dev = &pdev->dev;
15562306a36Sopenharmony_ci	struct intel_xhci_usb_data *data;
15662306a36Sopenharmony_ci	struct resource *res;
15762306a36Sopenharmony_ci	int ret;
15862306a36Sopenharmony_ci
15962306a36Sopenharmony_ci	data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
16062306a36Sopenharmony_ci	if (!data)
16162306a36Sopenharmony_ci		return -ENOMEM;
16262306a36Sopenharmony_ci
16362306a36Sopenharmony_ci	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
16462306a36Sopenharmony_ci	if (!res)
16562306a36Sopenharmony_ci		return -EINVAL;
16662306a36Sopenharmony_ci	data->base = devm_ioremap(dev, res->start, resource_size(res));
16762306a36Sopenharmony_ci	if (!data->base)
16862306a36Sopenharmony_ci		return -ENOMEM;
16962306a36Sopenharmony_ci
17062306a36Sopenharmony_ci	platform_set_drvdata(pdev, data);
17162306a36Sopenharmony_ci
17262306a36Sopenharmony_ci	ret = software_node_register(&intel_xhci_usb_node);
17362306a36Sopenharmony_ci	if (ret)
17462306a36Sopenharmony_ci		return ret;
17562306a36Sopenharmony_ci
17662306a36Sopenharmony_ci	sw_desc.set = intel_xhci_usb_set_role,
17762306a36Sopenharmony_ci	sw_desc.get = intel_xhci_usb_get_role,
17862306a36Sopenharmony_ci	sw_desc.allow_userspace_control = true,
17962306a36Sopenharmony_ci	sw_desc.fwnode = software_node_fwnode(&intel_xhci_usb_node);
18062306a36Sopenharmony_ci	sw_desc.driver_data = data;
18162306a36Sopenharmony_ci
18262306a36Sopenharmony_ci	data->dev = dev;
18362306a36Sopenharmony_ci	data->enable_sw_switch = !device_property_read_bool(dev,
18462306a36Sopenharmony_ci						"sw_switch_disable");
18562306a36Sopenharmony_ci
18662306a36Sopenharmony_ci	data->role_sw = usb_role_switch_register(dev, &sw_desc);
18762306a36Sopenharmony_ci	if (IS_ERR(data->role_sw)) {
18862306a36Sopenharmony_ci		fwnode_handle_put(sw_desc.fwnode);
18962306a36Sopenharmony_ci		return PTR_ERR(data->role_sw);
19062306a36Sopenharmony_ci	}
19162306a36Sopenharmony_ci
19262306a36Sopenharmony_ci	pm_runtime_set_active(dev);
19362306a36Sopenharmony_ci	pm_runtime_enable(dev);
19462306a36Sopenharmony_ci
19562306a36Sopenharmony_ci	return 0;
19662306a36Sopenharmony_ci}
19762306a36Sopenharmony_ci
19862306a36Sopenharmony_cistatic void intel_xhci_usb_remove(struct platform_device *pdev)
19962306a36Sopenharmony_ci{
20062306a36Sopenharmony_ci	struct intel_xhci_usb_data *data = platform_get_drvdata(pdev);
20162306a36Sopenharmony_ci
20262306a36Sopenharmony_ci	pm_runtime_disable(&pdev->dev);
20362306a36Sopenharmony_ci
20462306a36Sopenharmony_ci	usb_role_switch_unregister(data->role_sw);
20562306a36Sopenharmony_ci	fwnode_handle_put(software_node_fwnode(&intel_xhci_usb_node));
20662306a36Sopenharmony_ci}
20762306a36Sopenharmony_ci
20862306a36Sopenharmony_cistatic const struct platform_device_id intel_xhci_usb_table[] = {
20962306a36Sopenharmony_ci	{ .name = DRV_NAME },
21062306a36Sopenharmony_ci	{}
21162306a36Sopenharmony_ci};
21262306a36Sopenharmony_ciMODULE_DEVICE_TABLE(platform, intel_xhci_usb_table);
21362306a36Sopenharmony_ci
21462306a36Sopenharmony_cistatic struct platform_driver intel_xhci_usb_driver = {
21562306a36Sopenharmony_ci	.driver = {
21662306a36Sopenharmony_ci		.name = DRV_NAME,
21762306a36Sopenharmony_ci	},
21862306a36Sopenharmony_ci	.id_table = intel_xhci_usb_table,
21962306a36Sopenharmony_ci	.probe = intel_xhci_usb_probe,
22062306a36Sopenharmony_ci	.remove_new = intel_xhci_usb_remove,
22162306a36Sopenharmony_ci};
22262306a36Sopenharmony_ci
22362306a36Sopenharmony_cimodule_platform_driver(intel_xhci_usb_driver);
22462306a36Sopenharmony_ci
22562306a36Sopenharmony_ciMODULE_AUTHOR("Hans de Goede <hdegoede@redhat.com>");
22662306a36Sopenharmony_ciMODULE_DESCRIPTION("Intel XHCI USB role switch driver");
22762306a36Sopenharmony_ciMODULE_LICENSE("GPL");
228