162306a36Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0-only
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * cardbus.c -- 16-bit PCMCIA core support
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * The initial developer of the original code is David A. Hinds
662306a36Sopenharmony_ci * <dahinds@users.sourceforge.net>.  Portions created by David A. Hinds
762306a36Sopenharmony_ci * are Copyright (C) 1999 David A. Hinds.  All Rights Reserved.
862306a36Sopenharmony_ci *
962306a36Sopenharmony_ci * (C) 1999		David A. Hinds
1062306a36Sopenharmony_ci */
1162306a36Sopenharmony_ci
1262306a36Sopenharmony_ci/*
1362306a36Sopenharmony_ci * Cardbus handling has been re-written to be more of a PCI bridge thing,
1462306a36Sopenharmony_ci * and the PCI code basically does all the resource handling.
1562306a36Sopenharmony_ci *
1662306a36Sopenharmony_ci *		Linus, Jan 2000
1762306a36Sopenharmony_ci */
1862306a36Sopenharmony_ci
1962306a36Sopenharmony_ci
2062306a36Sopenharmony_ci#include <linux/kernel.h>
2162306a36Sopenharmony_ci#include <linux/module.h>
2262306a36Sopenharmony_ci#include <linux/pci.h>
2362306a36Sopenharmony_ci
2462306a36Sopenharmony_ci#include <pcmcia/ss.h>
2562306a36Sopenharmony_ci#include <pcmcia/cistpl.h>
2662306a36Sopenharmony_ci
2762306a36Sopenharmony_ci#include "cs_internal.h"
2862306a36Sopenharmony_ci
2962306a36Sopenharmony_cistatic void cardbus_config_irq_and_cls(struct pci_bus *bus, int irq)
3062306a36Sopenharmony_ci{
3162306a36Sopenharmony_ci	struct pci_dev *dev;
3262306a36Sopenharmony_ci
3362306a36Sopenharmony_ci	list_for_each_entry(dev, &bus->devices, bus_list) {
3462306a36Sopenharmony_ci		u8 irq_pin;
3562306a36Sopenharmony_ci
3662306a36Sopenharmony_ci		/*
3762306a36Sopenharmony_ci		 * Since there is only one interrupt available to
3862306a36Sopenharmony_ci		 * CardBus devices, all devices downstream of this
3962306a36Sopenharmony_ci		 * device must be using this IRQ.
4062306a36Sopenharmony_ci		 */
4162306a36Sopenharmony_ci		pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &irq_pin);
4262306a36Sopenharmony_ci		if (irq_pin) {
4362306a36Sopenharmony_ci			dev->irq = irq;
4462306a36Sopenharmony_ci			pci_write_config_byte(dev, PCI_INTERRUPT_LINE, dev->irq);
4562306a36Sopenharmony_ci		}
4662306a36Sopenharmony_ci
4762306a36Sopenharmony_ci		/*
4862306a36Sopenharmony_ci		 * Some controllers transfer very slowly with 0 CLS.
4962306a36Sopenharmony_ci		 * Configure it.  This may fail as CLS configuration
5062306a36Sopenharmony_ci		 * is mandatory only for MWI.
5162306a36Sopenharmony_ci		 */
5262306a36Sopenharmony_ci		pci_set_cacheline_size(dev);
5362306a36Sopenharmony_ci
5462306a36Sopenharmony_ci		if (dev->subordinate)
5562306a36Sopenharmony_ci			cardbus_config_irq_and_cls(dev->subordinate, irq);
5662306a36Sopenharmony_ci	}
5762306a36Sopenharmony_ci}
5862306a36Sopenharmony_ci
5962306a36Sopenharmony_ci/**
6062306a36Sopenharmony_ci * cb_alloc() - add CardBus device
6162306a36Sopenharmony_ci * @s:		the pcmcia_socket where the CardBus device is located
6262306a36Sopenharmony_ci *
6362306a36Sopenharmony_ci * cb_alloc() allocates the kernel data structures for a Cardbus device
6462306a36Sopenharmony_ci * and handles the lowest level PCI device setup issues.
6562306a36Sopenharmony_ci */
6662306a36Sopenharmony_ciint __ref cb_alloc(struct pcmcia_socket *s)
6762306a36Sopenharmony_ci{
6862306a36Sopenharmony_ci	struct pci_bus *bus = s->cb_dev->subordinate;
6962306a36Sopenharmony_ci	struct pci_dev *dev;
7062306a36Sopenharmony_ci	unsigned int max, pass;
7162306a36Sopenharmony_ci
7262306a36Sopenharmony_ci	pci_lock_rescan_remove();
7362306a36Sopenharmony_ci
7462306a36Sopenharmony_ci	s->functions = pci_scan_slot(bus, PCI_DEVFN(0, 0));
7562306a36Sopenharmony_ci	pci_fixup_cardbus(bus);
7662306a36Sopenharmony_ci
7762306a36Sopenharmony_ci	max = bus->busn_res.start;
7862306a36Sopenharmony_ci	for (pass = 0; pass < 2; pass++)
7962306a36Sopenharmony_ci		for_each_pci_bridge(dev, bus)
8062306a36Sopenharmony_ci			max = pci_scan_bridge(bus, dev, max, pass);
8162306a36Sopenharmony_ci
8262306a36Sopenharmony_ci	/*
8362306a36Sopenharmony_ci	 * Size all resources below the CardBus controller.
8462306a36Sopenharmony_ci	 */
8562306a36Sopenharmony_ci	pci_bus_size_bridges(bus);
8662306a36Sopenharmony_ci	pci_bus_assign_resources(bus);
8762306a36Sopenharmony_ci	cardbus_config_irq_and_cls(bus, s->pci_irq);
8862306a36Sopenharmony_ci
8962306a36Sopenharmony_ci	/* socket specific tune function */
9062306a36Sopenharmony_ci	if (s->tune_bridge)
9162306a36Sopenharmony_ci		s->tune_bridge(s, bus);
9262306a36Sopenharmony_ci
9362306a36Sopenharmony_ci	pci_bus_add_devices(bus);
9462306a36Sopenharmony_ci
9562306a36Sopenharmony_ci	pci_unlock_rescan_remove();
9662306a36Sopenharmony_ci	return 0;
9762306a36Sopenharmony_ci}
9862306a36Sopenharmony_ci
9962306a36Sopenharmony_ci/**
10062306a36Sopenharmony_ci * cb_free() - remove CardBus device
10162306a36Sopenharmony_ci * @s:		the pcmcia_socket where the CardBus device was located
10262306a36Sopenharmony_ci *
10362306a36Sopenharmony_ci * cb_free() handles the lowest level PCI device cleanup.
10462306a36Sopenharmony_ci */
10562306a36Sopenharmony_civoid cb_free(struct pcmcia_socket *s)
10662306a36Sopenharmony_ci{
10762306a36Sopenharmony_ci	struct pci_dev *bridge, *dev, *tmp;
10862306a36Sopenharmony_ci	struct pci_bus *bus;
10962306a36Sopenharmony_ci
11062306a36Sopenharmony_ci	bridge = s->cb_dev;
11162306a36Sopenharmony_ci	if (!bridge)
11262306a36Sopenharmony_ci		return;
11362306a36Sopenharmony_ci
11462306a36Sopenharmony_ci	bus = bridge->subordinate;
11562306a36Sopenharmony_ci	if (!bus)
11662306a36Sopenharmony_ci		return;
11762306a36Sopenharmony_ci
11862306a36Sopenharmony_ci	pci_lock_rescan_remove();
11962306a36Sopenharmony_ci
12062306a36Sopenharmony_ci	list_for_each_entry_safe(dev, tmp, &bus->devices, bus_list)
12162306a36Sopenharmony_ci		pci_stop_and_remove_bus_device(dev);
12262306a36Sopenharmony_ci
12362306a36Sopenharmony_ci	pci_unlock_rescan_remove();
12462306a36Sopenharmony_ci}
125