162306a36Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * PCIe RC driver for Synopsys DesignWare Core
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * Copyright (C) 2015-2016 Synopsys, Inc. (www.synopsys.com)
662306a36Sopenharmony_ci *
762306a36Sopenharmony_ci * Authors: Joao Pinto <Joao.Pinto@synopsys.com>
862306a36Sopenharmony_ci */
962306a36Sopenharmony_ci#include <linux/clk.h>
1062306a36Sopenharmony_ci#include <linux/delay.h>
1162306a36Sopenharmony_ci#include <linux/gpio.h>
1262306a36Sopenharmony_ci#include <linux/interrupt.h>
1362306a36Sopenharmony_ci#include <linux/kernel.h>
1462306a36Sopenharmony_ci#include <linux/init.h>
1562306a36Sopenharmony_ci#include <linux/of.h>
1662306a36Sopenharmony_ci#include <linux/pci.h>
1762306a36Sopenharmony_ci#include <linux/platform_device.h>
1862306a36Sopenharmony_ci#include <linux/resource.h>
1962306a36Sopenharmony_ci#include <linux/types.h>
2062306a36Sopenharmony_ci
2162306a36Sopenharmony_ci#include "pcie-designware.h"
2262306a36Sopenharmony_ci
2362306a36Sopenharmony_cistruct dw_plat_pcie {
2462306a36Sopenharmony_ci	struct dw_pcie			*pci;
2562306a36Sopenharmony_ci	enum dw_pcie_device_mode	mode;
2662306a36Sopenharmony_ci};
2762306a36Sopenharmony_ci
2862306a36Sopenharmony_cistruct dw_plat_pcie_of_data {
2962306a36Sopenharmony_ci	enum dw_pcie_device_mode	mode;
3062306a36Sopenharmony_ci};
3162306a36Sopenharmony_ci
3262306a36Sopenharmony_cistatic const struct dw_pcie_host_ops dw_plat_pcie_host_ops = {
3362306a36Sopenharmony_ci};
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_cistatic void dw_plat_pcie_ep_init(struct dw_pcie_ep *ep)
3662306a36Sopenharmony_ci{
3762306a36Sopenharmony_ci	struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
3862306a36Sopenharmony_ci	enum pci_barno bar;
3962306a36Sopenharmony_ci
4062306a36Sopenharmony_ci	for (bar = 0; bar < PCI_STD_NUM_BARS; bar++)
4162306a36Sopenharmony_ci		dw_pcie_ep_reset_bar(pci, bar);
4262306a36Sopenharmony_ci}
4362306a36Sopenharmony_ci
4462306a36Sopenharmony_cistatic int dw_plat_pcie_ep_raise_irq(struct dw_pcie_ep *ep, u8 func_no,
4562306a36Sopenharmony_ci				     enum pci_epc_irq_type type,
4662306a36Sopenharmony_ci				     u16 interrupt_num)
4762306a36Sopenharmony_ci{
4862306a36Sopenharmony_ci	struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
4962306a36Sopenharmony_ci
5062306a36Sopenharmony_ci	switch (type) {
5162306a36Sopenharmony_ci	case PCI_EPC_IRQ_LEGACY:
5262306a36Sopenharmony_ci		return dw_pcie_ep_raise_legacy_irq(ep, func_no);
5362306a36Sopenharmony_ci	case PCI_EPC_IRQ_MSI:
5462306a36Sopenharmony_ci		return dw_pcie_ep_raise_msi_irq(ep, func_no, interrupt_num);
5562306a36Sopenharmony_ci	case PCI_EPC_IRQ_MSIX:
5662306a36Sopenharmony_ci		return dw_pcie_ep_raise_msix_irq(ep, func_no, interrupt_num);
5762306a36Sopenharmony_ci	default:
5862306a36Sopenharmony_ci		dev_err(pci->dev, "UNKNOWN IRQ type\n");
5962306a36Sopenharmony_ci	}
6062306a36Sopenharmony_ci
6162306a36Sopenharmony_ci	return 0;
6262306a36Sopenharmony_ci}
6362306a36Sopenharmony_ci
6462306a36Sopenharmony_cistatic const struct pci_epc_features dw_plat_pcie_epc_features = {
6562306a36Sopenharmony_ci	.linkup_notifier = false,
6662306a36Sopenharmony_ci	.msi_capable = true,
6762306a36Sopenharmony_ci	.msix_capable = true,
6862306a36Sopenharmony_ci};
6962306a36Sopenharmony_ci
7062306a36Sopenharmony_cistatic const struct pci_epc_features*
7162306a36Sopenharmony_cidw_plat_pcie_get_features(struct dw_pcie_ep *ep)
7262306a36Sopenharmony_ci{
7362306a36Sopenharmony_ci	return &dw_plat_pcie_epc_features;
7462306a36Sopenharmony_ci}
7562306a36Sopenharmony_ci
7662306a36Sopenharmony_cistatic const struct dw_pcie_ep_ops pcie_ep_ops = {
7762306a36Sopenharmony_ci	.ep_init = dw_plat_pcie_ep_init,
7862306a36Sopenharmony_ci	.raise_irq = dw_plat_pcie_ep_raise_irq,
7962306a36Sopenharmony_ci	.get_features = dw_plat_pcie_get_features,
8062306a36Sopenharmony_ci};
8162306a36Sopenharmony_ci
8262306a36Sopenharmony_cistatic int dw_plat_add_pcie_port(struct dw_plat_pcie *dw_plat_pcie,
8362306a36Sopenharmony_ci				 struct platform_device *pdev)
8462306a36Sopenharmony_ci{
8562306a36Sopenharmony_ci	struct dw_pcie *pci = dw_plat_pcie->pci;
8662306a36Sopenharmony_ci	struct dw_pcie_rp *pp = &pci->pp;
8762306a36Sopenharmony_ci	struct device *dev = &pdev->dev;
8862306a36Sopenharmony_ci	int ret;
8962306a36Sopenharmony_ci
9062306a36Sopenharmony_ci	pp->irq = platform_get_irq(pdev, 1);
9162306a36Sopenharmony_ci	if (pp->irq < 0)
9262306a36Sopenharmony_ci		return pp->irq;
9362306a36Sopenharmony_ci
9462306a36Sopenharmony_ci	pp->num_vectors = MAX_MSI_IRQS;
9562306a36Sopenharmony_ci	pp->ops = &dw_plat_pcie_host_ops;
9662306a36Sopenharmony_ci
9762306a36Sopenharmony_ci	ret = dw_pcie_host_init(pp);
9862306a36Sopenharmony_ci	if (ret) {
9962306a36Sopenharmony_ci		dev_err(dev, "Failed to initialize host\n");
10062306a36Sopenharmony_ci		return ret;
10162306a36Sopenharmony_ci	}
10262306a36Sopenharmony_ci
10362306a36Sopenharmony_ci	return 0;
10462306a36Sopenharmony_ci}
10562306a36Sopenharmony_ci
10662306a36Sopenharmony_cistatic int dw_plat_pcie_probe(struct platform_device *pdev)
10762306a36Sopenharmony_ci{
10862306a36Sopenharmony_ci	struct device *dev = &pdev->dev;
10962306a36Sopenharmony_ci	struct dw_plat_pcie *dw_plat_pcie;
11062306a36Sopenharmony_ci	struct dw_pcie *pci;
11162306a36Sopenharmony_ci	int ret;
11262306a36Sopenharmony_ci	const struct dw_plat_pcie_of_data *data;
11362306a36Sopenharmony_ci	enum dw_pcie_device_mode mode;
11462306a36Sopenharmony_ci
11562306a36Sopenharmony_ci	data = of_device_get_match_data(dev);
11662306a36Sopenharmony_ci	if (!data)
11762306a36Sopenharmony_ci		return -EINVAL;
11862306a36Sopenharmony_ci
11962306a36Sopenharmony_ci	mode = (enum dw_pcie_device_mode)data->mode;
12062306a36Sopenharmony_ci
12162306a36Sopenharmony_ci	dw_plat_pcie = devm_kzalloc(dev, sizeof(*dw_plat_pcie), GFP_KERNEL);
12262306a36Sopenharmony_ci	if (!dw_plat_pcie)
12362306a36Sopenharmony_ci		return -ENOMEM;
12462306a36Sopenharmony_ci
12562306a36Sopenharmony_ci	pci = devm_kzalloc(dev, sizeof(*pci), GFP_KERNEL);
12662306a36Sopenharmony_ci	if (!pci)
12762306a36Sopenharmony_ci		return -ENOMEM;
12862306a36Sopenharmony_ci
12962306a36Sopenharmony_ci	pci->dev = dev;
13062306a36Sopenharmony_ci
13162306a36Sopenharmony_ci	dw_plat_pcie->pci = pci;
13262306a36Sopenharmony_ci	dw_plat_pcie->mode = mode;
13362306a36Sopenharmony_ci
13462306a36Sopenharmony_ci	platform_set_drvdata(pdev, dw_plat_pcie);
13562306a36Sopenharmony_ci
13662306a36Sopenharmony_ci	switch (dw_plat_pcie->mode) {
13762306a36Sopenharmony_ci	case DW_PCIE_RC_TYPE:
13862306a36Sopenharmony_ci		if (!IS_ENABLED(CONFIG_PCIE_DW_PLAT_HOST))
13962306a36Sopenharmony_ci			return -ENODEV;
14062306a36Sopenharmony_ci
14162306a36Sopenharmony_ci		ret = dw_plat_add_pcie_port(dw_plat_pcie, pdev);
14262306a36Sopenharmony_ci		break;
14362306a36Sopenharmony_ci	case DW_PCIE_EP_TYPE:
14462306a36Sopenharmony_ci		if (!IS_ENABLED(CONFIG_PCIE_DW_PLAT_EP))
14562306a36Sopenharmony_ci			return -ENODEV;
14662306a36Sopenharmony_ci
14762306a36Sopenharmony_ci		pci->ep.ops = &pcie_ep_ops;
14862306a36Sopenharmony_ci		ret = dw_pcie_ep_init(&pci->ep);
14962306a36Sopenharmony_ci		break;
15062306a36Sopenharmony_ci	default:
15162306a36Sopenharmony_ci		dev_err(dev, "INVALID device type %d\n", dw_plat_pcie->mode);
15262306a36Sopenharmony_ci		ret = -EINVAL;
15362306a36Sopenharmony_ci		break;
15462306a36Sopenharmony_ci	}
15562306a36Sopenharmony_ci
15662306a36Sopenharmony_ci	return ret;
15762306a36Sopenharmony_ci}
15862306a36Sopenharmony_ci
15962306a36Sopenharmony_cistatic const struct dw_plat_pcie_of_data dw_plat_pcie_rc_of_data = {
16062306a36Sopenharmony_ci	.mode = DW_PCIE_RC_TYPE,
16162306a36Sopenharmony_ci};
16262306a36Sopenharmony_ci
16362306a36Sopenharmony_cistatic const struct dw_plat_pcie_of_data dw_plat_pcie_ep_of_data = {
16462306a36Sopenharmony_ci	.mode = DW_PCIE_EP_TYPE,
16562306a36Sopenharmony_ci};
16662306a36Sopenharmony_ci
16762306a36Sopenharmony_cistatic const struct of_device_id dw_plat_pcie_of_match[] = {
16862306a36Sopenharmony_ci	{
16962306a36Sopenharmony_ci		.compatible = "snps,dw-pcie",
17062306a36Sopenharmony_ci		.data = &dw_plat_pcie_rc_of_data,
17162306a36Sopenharmony_ci	},
17262306a36Sopenharmony_ci	{
17362306a36Sopenharmony_ci		.compatible = "snps,dw-pcie-ep",
17462306a36Sopenharmony_ci		.data = &dw_plat_pcie_ep_of_data,
17562306a36Sopenharmony_ci	},
17662306a36Sopenharmony_ci	{},
17762306a36Sopenharmony_ci};
17862306a36Sopenharmony_ci
17962306a36Sopenharmony_cistatic struct platform_driver dw_plat_pcie_driver = {
18062306a36Sopenharmony_ci	.driver = {
18162306a36Sopenharmony_ci		.name	= "dw-pcie",
18262306a36Sopenharmony_ci		.of_match_table = dw_plat_pcie_of_match,
18362306a36Sopenharmony_ci		.suppress_bind_attrs = true,
18462306a36Sopenharmony_ci	},
18562306a36Sopenharmony_ci	.probe = dw_plat_pcie_probe,
18662306a36Sopenharmony_ci};
18762306a36Sopenharmony_cibuiltin_platform_driver(dw_plat_pcie_driver);
188