1// SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0-or-later 2/* 3 * Copyright 2008 - 2015 Freescale Semiconductor Inc. 4 */ 5 6#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt 7 8#include "fman_memac.h" 9#include "fman.h" 10#include "mac.h" 11 12#include <linux/slab.h> 13#include <linux/io.h> 14#include <linux/pcs-lynx.h> 15#include <linux/phy.h> 16#include <linux/phy_fixed.h> 17#include <linux/phy/phy.h> 18#include <linux/of_mdio.h> 19 20/* Num of additional exact match MAC adr regs */ 21#define MEMAC_NUM_OF_PADDRS 7 22 23/* Control and Configuration Register (COMMAND_CONFIG) */ 24#define CMD_CFG_REG_LOWP_RXETY 0x01000000 /* 07 Rx low power indication */ 25#define CMD_CFG_TX_LOWP_ENA 0x00800000 /* 08 Tx Low Power Idle Enable */ 26#define CMD_CFG_PFC_MODE 0x00080000 /* 12 Enable PFC */ 27#define CMD_CFG_NO_LEN_CHK 0x00020000 /* 14 Payload length check disable */ 28#define CMD_CFG_SW_RESET 0x00001000 /* 19 S/W Reset, self clearing bit */ 29#define CMD_CFG_TX_PAD_EN 0x00000800 /* 20 Enable Tx padding of frames */ 30#define CMD_CFG_PAUSE_IGNORE 0x00000100 /* 23 Ignore Pause frame quanta */ 31#define CMD_CFG_CRC_FWD 0x00000040 /* 25 Terminate/frwd CRC of frames */ 32#define CMD_CFG_PAD_EN 0x00000020 /* 26 Frame padding removal */ 33#define CMD_CFG_PROMIS_EN 0x00000010 /* 27 Promiscuous operation enable */ 34#define CMD_CFG_RX_EN 0x00000002 /* 30 MAC receive path enable */ 35#define CMD_CFG_TX_EN 0x00000001 /* 31 MAC transmit path enable */ 36 37/* Transmit FIFO Sections Register (TX_FIFO_SECTIONS) */ 38#define TX_FIFO_SECTIONS_TX_EMPTY_MASK 0xFFFF0000 39#define TX_FIFO_SECTIONS_TX_AVAIL_MASK 0x0000FFFF 40#define TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_10G 0x00400000 41#define TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_1G 0x00100000 42#define TX_FIFO_SECTIONS_TX_AVAIL_10G 0x00000019 43#define TX_FIFO_SECTIONS_TX_AVAIL_1G 0x00000020 44#define TX_FIFO_SECTIONS_TX_AVAIL_SLOW_10G 0x00000060 45 46#define GET_TX_EMPTY_DEFAULT_VALUE(_val) \ 47do { \ 48 _val &= ~TX_FIFO_SECTIONS_TX_EMPTY_MASK; \ 49 ((_val == TX_FIFO_SECTIONS_TX_AVAIL_10G) ? \ 50 (_val |= TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_10G) :\ 51 (_val |= TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_1G));\ 52} while (0) 53 54/* Interface Mode Register (IF_MODE) */ 55 56#define IF_MODE_MASK 0x00000003 /* 30-31 Mask on i/f mode bits */ 57#define IF_MODE_10G 0x00000000 /* 30-31 10G interface */ 58#define IF_MODE_MII 0x00000001 /* 30-31 MII interface */ 59#define IF_MODE_GMII 0x00000002 /* 30-31 GMII (1G) interface */ 60#define IF_MODE_RGMII 0x00000004 61#define IF_MODE_RGMII_AUTO 0x00008000 62#define IF_MODE_RGMII_1000 0x00004000 /* 10 - 1000Mbps RGMII */ 63#define IF_MODE_RGMII_100 0x00000000 /* 00 - 100Mbps RGMII */ 64#define IF_MODE_RGMII_10 0x00002000 /* 01 - 10Mbps RGMII */ 65#define IF_MODE_RGMII_SP_MASK 0x00006000 /* Setsp mask bits */ 66#define IF_MODE_RGMII_FD 0x00001000 /* Full duplex RGMII */ 67#define IF_MODE_HD 0x00000040 /* Half duplex operation */ 68 69/* Hash table Control Register (HASHTABLE_CTRL) */ 70#define HASH_CTRL_MCAST_EN 0x00000100 71/* 26-31 Hash table address code */ 72#define HASH_CTRL_ADDR_MASK 0x0000003F 73/* MAC mcast indication */ 74#define GROUP_ADDRESS 0x0000010000000000LL 75#define HASH_TABLE_SIZE 64 /* Hash tbl size */ 76 77/* Interrupt Mask Register (IMASK) */ 78#define MEMAC_IMASK_MGI 0x40000000 /* 1 Magic pkt detect indication */ 79#define MEMAC_IMASK_TSECC_ER 0x20000000 /* 2 Timestamp FIFO ECC error evnt */ 80#define MEMAC_IMASK_TECC_ER 0x02000000 /* 6 Transmit frame ECC error evnt */ 81#define MEMAC_IMASK_RECC_ER 0x01000000 /* 7 Receive frame ECC error evnt */ 82 83#define MEMAC_ALL_ERRS_IMASK \ 84 ((u32)(MEMAC_IMASK_TSECC_ER | \ 85 MEMAC_IMASK_TECC_ER | \ 86 MEMAC_IMASK_RECC_ER | \ 87 MEMAC_IMASK_MGI)) 88 89#define MEMAC_IEVNT_PCS 0x80000000 /* PCS (XG). Link sync (G) */ 90#define MEMAC_IEVNT_AN 0x40000000 /* Auto-negotiation */ 91#define MEMAC_IEVNT_LT 0x20000000 /* Link Training/New page */ 92#define MEMAC_IEVNT_MGI 0x00004000 /* Magic pkt detection */ 93#define MEMAC_IEVNT_TS_ECC_ER 0x00002000 /* Timestamp FIFO ECC error*/ 94#define MEMAC_IEVNT_RX_FIFO_OVFL 0x00001000 /* Rx FIFO overflow */ 95#define MEMAC_IEVNT_TX_FIFO_UNFL 0x00000800 /* Tx FIFO underflow */ 96#define MEMAC_IEVNT_TX_FIFO_OVFL 0x00000400 /* Tx FIFO overflow */ 97#define MEMAC_IEVNT_TX_ECC_ER 0x00000200 /* Tx frame ECC error */ 98#define MEMAC_IEVNT_RX_ECC_ER 0x00000100 /* Rx frame ECC error */ 99#define MEMAC_IEVNT_LI_FAULT 0x00000080 /* Link Interruption flt */ 100#define MEMAC_IEVNT_RX_EMPTY 0x00000040 /* Rx FIFO empty */ 101#define MEMAC_IEVNT_TX_EMPTY 0x00000020 /* Tx FIFO empty */ 102#define MEMAC_IEVNT_RX_LOWP 0x00000010 /* Low Power Idle */ 103#define MEMAC_IEVNT_PHY_LOS 0x00000004 /* Phy loss of signal */ 104#define MEMAC_IEVNT_REM_FAULT 0x00000002 /* Remote fault (XGMII) */ 105#define MEMAC_IEVNT_LOC_FAULT 0x00000001 /* Local fault (XGMII) */ 106 107#define DEFAULT_PAUSE_QUANTA 0xf000 108#define DEFAULT_FRAME_LENGTH 0x600 109#define DEFAULT_TX_IPG_LENGTH 12 110 111#define CLXY_PAUSE_QUANTA_CLX_PQNT 0x0000FFFF 112#define CLXY_PAUSE_QUANTA_CLY_PQNT 0xFFFF0000 113#define CLXY_PAUSE_THRESH_CLX_QTH 0x0000FFFF 114#define CLXY_PAUSE_THRESH_CLY_QTH 0xFFFF0000 115 116struct mac_addr { 117 /* Lower 32 bits of 48-bit MAC address */ 118 u32 mac_addr_l; 119 /* Upper 16 bits of 48-bit MAC address */ 120 u32 mac_addr_u; 121}; 122 123/* memory map */ 124struct memac_regs { 125 u32 res0000[2]; /* General Control and Status */ 126 u32 command_config; /* 0x008 Ctrl and cfg */ 127 struct mac_addr mac_addr0; /* 0x00C-0x010 MAC_ADDR_0...1 */ 128 u32 maxfrm; /* 0x014 Max frame length */ 129 u32 res0018[1]; 130 u32 rx_fifo_sections; /* Receive FIFO configuration reg */ 131 u32 tx_fifo_sections; /* Transmit FIFO configuration reg */ 132 u32 res0024[2]; 133 u32 hashtable_ctrl; /* 0x02C Hash table control */ 134 u32 res0030[4]; 135 u32 ievent; /* 0x040 Interrupt event */ 136 u32 tx_ipg_length; /* 0x044 Transmitter inter-packet-gap */ 137 u32 res0048; 138 u32 imask; /* 0x04C Interrupt mask */ 139 u32 res0050; 140 u32 pause_quanta[4]; /* 0x054 Pause quanta */ 141 u32 pause_thresh[4]; /* 0x064 Pause quanta threshold */ 142 u32 rx_pause_status; /* 0x074 Receive pause status */ 143 u32 res0078[2]; 144 struct mac_addr mac_addr[MEMAC_NUM_OF_PADDRS];/* 0x80-0x0B4 mac padr */ 145 u32 lpwake_timer; /* 0x0B8 Low Power Wakeup Timer */ 146 u32 sleep_timer; /* 0x0BC Transmit EEE Low Power Timer */ 147 u32 res00c0[8]; 148 u32 statn_config; /* 0x0E0 Statistics configuration */ 149 u32 res00e4[7]; 150 /* Rx Statistics Counter */ 151 u32 reoct_l; 152 u32 reoct_u; 153 u32 roct_l; 154 u32 roct_u; 155 u32 raln_l; 156 u32 raln_u; 157 u32 rxpf_l; 158 u32 rxpf_u; 159 u32 rfrm_l; 160 u32 rfrm_u; 161 u32 rfcs_l; 162 u32 rfcs_u; 163 u32 rvlan_l; 164 u32 rvlan_u; 165 u32 rerr_l; 166 u32 rerr_u; 167 u32 ruca_l; 168 u32 ruca_u; 169 u32 rmca_l; 170 u32 rmca_u; 171 u32 rbca_l; 172 u32 rbca_u; 173 u32 rdrp_l; 174 u32 rdrp_u; 175 u32 rpkt_l; 176 u32 rpkt_u; 177 u32 rund_l; 178 u32 rund_u; 179 u32 r64_l; 180 u32 r64_u; 181 u32 r127_l; 182 u32 r127_u; 183 u32 r255_l; 184 u32 r255_u; 185 u32 r511_l; 186 u32 r511_u; 187 u32 r1023_l; 188 u32 r1023_u; 189 u32 r1518_l; 190 u32 r1518_u; 191 u32 r1519x_l; 192 u32 r1519x_u; 193 u32 rovr_l; 194 u32 rovr_u; 195 u32 rjbr_l; 196 u32 rjbr_u; 197 u32 rfrg_l; 198 u32 rfrg_u; 199 u32 rcnp_l; 200 u32 rcnp_u; 201 u32 rdrntp_l; 202 u32 rdrntp_u; 203 u32 res01d0[12]; 204 /* Tx Statistics Counter */ 205 u32 teoct_l; 206 u32 teoct_u; 207 u32 toct_l; 208 u32 toct_u; 209 u32 res0210[2]; 210 u32 txpf_l; 211 u32 txpf_u; 212 u32 tfrm_l; 213 u32 tfrm_u; 214 u32 tfcs_l; 215 u32 tfcs_u; 216 u32 tvlan_l; 217 u32 tvlan_u; 218 u32 terr_l; 219 u32 terr_u; 220 u32 tuca_l; 221 u32 tuca_u; 222 u32 tmca_l; 223 u32 tmca_u; 224 u32 tbca_l; 225 u32 tbca_u; 226 u32 res0258[2]; 227 u32 tpkt_l; 228 u32 tpkt_u; 229 u32 tund_l; 230 u32 tund_u; 231 u32 t64_l; 232 u32 t64_u; 233 u32 t127_l; 234 u32 t127_u; 235 u32 t255_l; 236 u32 t255_u; 237 u32 t511_l; 238 u32 t511_u; 239 u32 t1023_l; 240 u32 t1023_u; 241 u32 t1518_l; 242 u32 t1518_u; 243 u32 t1519x_l; 244 u32 t1519x_u; 245 u32 res02a8[6]; 246 u32 tcnp_l; 247 u32 tcnp_u; 248 u32 res02c8[14]; 249 /* Line Interface Control */ 250 u32 if_mode; /* 0x300 Interface Mode Control */ 251 u32 if_status; /* 0x304 Interface Status */ 252 u32 res0308[14]; 253 /* HiGig/2 */ 254 u32 hg_config; /* 0x340 Control and cfg */ 255 u32 res0344[3]; 256 u32 hg_pause_quanta; /* 0x350 Pause quanta */ 257 u32 res0354[3]; 258 u32 hg_pause_thresh; /* 0x360 Pause quanta threshold */ 259 u32 res0364[3]; 260 u32 hgrx_pause_status; /* 0x370 Receive pause status */ 261 u32 hg_fifos_status; /* 0x374 fifos status */ 262 u32 rhm; /* 0x378 rx messages counter */ 263 u32 thm; /* 0x37C tx messages counter */ 264}; 265 266struct memac_cfg { 267 bool reset_on_init; 268 bool pause_ignore; 269 bool promiscuous_mode_enable; 270 struct fixed_phy_status *fixed_link; 271 u16 max_frame_length; 272 u16 pause_quanta; 273 u32 tx_ipg_length; 274}; 275 276struct fman_mac { 277 /* Pointer to MAC memory mapped registers */ 278 struct memac_regs __iomem *regs; 279 /* MAC address of device */ 280 u64 addr; 281 struct mac_device *dev_id; /* device cookie used by the exception cbs */ 282 fman_mac_exception_cb *exception_cb; 283 fman_mac_exception_cb *event_cb; 284 /* Pointer to driver's global address hash table */ 285 struct eth_hash_t *multicast_addr_hash; 286 /* Pointer to driver's individual address hash table */ 287 struct eth_hash_t *unicast_addr_hash; 288 u8 mac_id; 289 u32 exceptions; 290 struct memac_cfg *memac_drv_param; 291 void *fm; 292 struct fman_rev_info fm_rev_info; 293 struct phy *serdes; 294 struct phylink_pcs *sgmii_pcs; 295 struct phylink_pcs *qsgmii_pcs; 296 struct phylink_pcs *xfi_pcs; 297 bool allmulti_enabled; 298 bool rgmii_no_half_duplex; 299}; 300 301static void add_addr_in_paddr(struct memac_regs __iomem *regs, const u8 *adr, 302 u8 paddr_num) 303{ 304 u32 tmp0, tmp1; 305 306 tmp0 = (u32)(adr[0] | adr[1] << 8 | adr[2] << 16 | adr[3] << 24); 307 tmp1 = (u32)(adr[4] | adr[5] << 8); 308 309 if (paddr_num == 0) { 310 iowrite32be(tmp0, ®s->mac_addr0.mac_addr_l); 311 iowrite32be(tmp1, ®s->mac_addr0.mac_addr_u); 312 } else { 313 iowrite32be(tmp0, ®s->mac_addr[paddr_num - 1].mac_addr_l); 314 iowrite32be(tmp1, ®s->mac_addr[paddr_num - 1].mac_addr_u); 315 } 316} 317 318static int reset(struct memac_regs __iomem *regs) 319{ 320 u32 tmp; 321 int count; 322 323 tmp = ioread32be(®s->command_config); 324 325 tmp |= CMD_CFG_SW_RESET; 326 327 iowrite32be(tmp, ®s->command_config); 328 329 count = 100; 330 do { 331 udelay(1); 332 } while ((ioread32be(®s->command_config) & CMD_CFG_SW_RESET) && 333 --count); 334 335 if (count == 0) 336 return -EBUSY; 337 338 return 0; 339} 340 341static void set_exception(struct memac_regs __iomem *regs, u32 val, 342 bool enable) 343{ 344 u32 tmp; 345 346 tmp = ioread32be(®s->imask); 347 if (enable) 348 tmp |= val; 349 else 350 tmp &= ~val; 351 352 iowrite32be(tmp, ®s->imask); 353} 354 355static int init(struct memac_regs __iomem *regs, struct memac_cfg *cfg, 356 u32 exceptions) 357{ 358 u32 tmp; 359 360 /* Config */ 361 tmp = 0; 362 if (cfg->promiscuous_mode_enable) 363 tmp |= CMD_CFG_PROMIS_EN; 364 if (cfg->pause_ignore) 365 tmp |= CMD_CFG_PAUSE_IGNORE; 366 367 /* Payload length check disable */ 368 tmp |= CMD_CFG_NO_LEN_CHK; 369 /* Enable padding of frames in transmit direction */ 370 tmp |= CMD_CFG_TX_PAD_EN; 371 372 tmp |= CMD_CFG_CRC_FWD; 373 374 iowrite32be(tmp, ®s->command_config); 375 376 /* Max Frame Length */ 377 iowrite32be((u32)cfg->max_frame_length, ®s->maxfrm); 378 379 /* Pause Time */ 380 iowrite32be((u32)cfg->pause_quanta, ®s->pause_quanta[0]); 381 iowrite32be((u32)0, ®s->pause_thresh[0]); 382 383 /* clear all pending events and set-up interrupts */ 384 iowrite32be(0xffffffff, ®s->ievent); 385 set_exception(regs, exceptions, true); 386 387 return 0; 388} 389 390static void set_dflts(struct memac_cfg *cfg) 391{ 392 cfg->reset_on_init = false; 393 cfg->promiscuous_mode_enable = false; 394 cfg->pause_ignore = false; 395 cfg->tx_ipg_length = DEFAULT_TX_IPG_LENGTH; 396 cfg->max_frame_length = DEFAULT_FRAME_LENGTH; 397 cfg->pause_quanta = DEFAULT_PAUSE_QUANTA; 398} 399 400static u32 get_mac_addr_hash_code(u64 eth_addr) 401{ 402 u64 mask1, mask2; 403 u32 xor_val = 0; 404 u8 i, j; 405 406 for (i = 0; i < 6; i++) { 407 mask1 = eth_addr & (u64)0x01; 408 eth_addr >>= 1; 409 410 for (j = 0; j < 7; j++) { 411 mask2 = eth_addr & (u64)0x01; 412 mask1 ^= mask2; 413 eth_addr >>= 1; 414 } 415 416 xor_val |= (mask1 << (5 - i)); 417 } 418 419 return xor_val; 420} 421 422static int check_init_parameters(struct fman_mac *memac) 423{ 424 if (!memac->exception_cb) { 425 pr_err("Uninitialized exception handler\n"); 426 return -EINVAL; 427 } 428 if (!memac->event_cb) { 429 pr_warn("Uninitialize event handler\n"); 430 return -EINVAL; 431 } 432 433 return 0; 434} 435 436static int get_exception_flag(enum fman_mac_exceptions exception) 437{ 438 u32 bit_mask; 439 440 switch (exception) { 441 case FM_MAC_EX_10G_TX_ECC_ER: 442 bit_mask = MEMAC_IMASK_TECC_ER; 443 break; 444 case FM_MAC_EX_10G_RX_ECC_ER: 445 bit_mask = MEMAC_IMASK_RECC_ER; 446 break; 447 case FM_MAC_EX_TS_FIFO_ECC_ERR: 448 bit_mask = MEMAC_IMASK_TSECC_ER; 449 break; 450 case FM_MAC_EX_MAGIC_PACKET_INDICATION: 451 bit_mask = MEMAC_IMASK_MGI; 452 break; 453 default: 454 bit_mask = 0; 455 break; 456 } 457 458 return bit_mask; 459} 460 461static void memac_err_exception(void *handle) 462{ 463 struct fman_mac *memac = (struct fman_mac *)handle; 464 struct memac_regs __iomem *regs = memac->regs; 465 u32 event, imask; 466 467 event = ioread32be(®s->ievent); 468 imask = ioread32be(®s->imask); 469 470 /* Imask include both error and notification/event bits. 471 * Leaving only error bits enabled by imask. 472 * The imask error bits are shifted by 16 bits offset from 473 * their corresponding location in the ievent - hence the >> 16 474 */ 475 event &= ((imask & MEMAC_ALL_ERRS_IMASK) >> 16); 476 477 iowrite32be(event, ®s->ievent); 478 479 if (event & MEMAC_IEVNT_TS_ECC_ER) 480 memac->exception_cb(memac->dev_id, FM_MAC_EX_TS_FIFO_ECC_ERR); 481 if (event & MEMAC_IEVNT_TX_ECC_ER) 482 memac->exception_cb(memac->dev_id, FM_MAC_EX_10G_TX_ECC_ER); 483 if (event & MEMAC_IEVNT_RX_ECC_ER) 484 memac->exception_cb(memac->dev_id, FM_MAC_EX_10G_RX_ECC_ER); 485} 486 487static void memac_exception(void *handle) 488{ 489 struct fman_mac *memac = (struct fman_mac *)handle; 490 struct memac_regs __iomem *regs = memac->regs; 491 u32 event, imask; 492 493 event = ioread32be(®s->ievent); 494 imask = ioread32be(®s->imask); 495 496 /* Imask include both error and notification/event bits. 497 * Leaving only error bits enabled by imask. 498 * The imask error bits are shifted by 16 bits offset from 499 * their corresponding location in the ievent - hence the >> 16 500 */ 501 event &= ((imask & MEMAC_ALL_ERRS_IMASK) >> 16); 502 503 iowrite32be(event, ®s->ievent); 504 505 if (event & MEMAC_IEVNT_MGI) 506 memac->exception_cb(memac->dev_id, 507 FM_MAC_EX_MAGIC_PACKET_INDICATION); 508} 509 510static void free_init_resources(struct fman_mac *memac) 511{ 512 fman_unregister_intr(memac->fm, FMAN_MOD_MAC, memac->mac_id, 513 FMAN_INTR_TYPE_ERR); 514 515 fman_unregister_intr(memac->fm, FMAN_MOD_MAC, memac->mac_id, 516 FMAN_INTR_TYPE_NORMAL); 517 518 /* release the driver's group hash table */ 519 free_hash_table(memac->multicast_addr_hash); 520 memac->multicast_addr_hash = NULL; 521 522 /* release the driver's individual hash table */ 523 free_hash_table(memac->unicast_addr_hash); 524 memac->unicast_addr_hash = NULL; 525} 526 527static int memac_enable(struct fman_mac *memac) 528{ 529 int ret; 530 531 ret = phy_init(memac->serdes); 532 if (ret) { 533 dev_err(memac->dev_id->dev, 534 "could not initialize serdes: %pe\n", ERR_PTR(ret)); 535 return ret; 536 } 537 538 ret = phy_power_on(memac->serdes); 539 if (ret) { 540 dev_err(memac->dev_id->dev, 541 "could not power on serdes: %pe\n", ERR_PTR(ret)); 542 phy_exit(memac->serdes); 543 } 544 545 return ret; 546} 547 548static void memac_disable(struct fman_mac *memac) 549{ 550 phy_power_off(memac->serdes); 551 phy_exit(memac->serdes); 552} 553 554static int memac_set_promiscuous(struct fman_mac *memac, bool new_val) 555{ 556 struct memac_regs __iomem *regs = memac->regs; 557 u32 tmp; 558 559 tmp = ioread32be(®s->command_config); 560 if (new_val) 561 tmp |= CMD_CFG_PROMIS_EN; 562 else 563 tmp &= ~CMD_CFG_PROMIS_EN; 564 565 iowrite32be(tmp, ®s->command_config); 566 567 return 0; 568} 569 570static int memac_set_tx_pause_frames(struct fman_mac *memac, u8 priority, 571 u16 pause_time, u16 thresh_time) 572{ 573 struct memac_regs __iomem *regs = memac->regs; 574 u32 tmp; 575 576 tmp = ioread32be(®s->tx_fifo_sections); 577 578 GET_TX_EMPTY_DEFAULT_VALUE(tmp); 579 iowrite32be(tmp, ®s->tx_fifo_sections); 580 581 tmp = ioread32be(®s->command_config); 582 tmp &= ~CMD_CFG_PFC_MODE; 583 584 iowrite32be(tmp, ®s->command_config); 585 586 tmp = ioread32be(®s->pause_quanta[priority / 2]); 587 if (priority % 2) 588 tmp &= CLXY_PAUSE_QUANTA_CLX_PQNT; 589 else 590 tmp &= CLXY_PAUSE_QUANTA_CLY_PQNT; 591 tmp |= ((u32)pause_time << (16 * (priority % 2))); 592 iowrite32be(tmp, ®s->pause_quanta[priority / 2]); 593 594 tmp = ioread32be(®s->pause_thresh[priority / 2]); 595 if (priority % 2) 596 tmp &= CLXY_PAUSE_THRESH_CLX_QTH; 597 else 598 tmp &= CLXY_PAUSE_THRESH_CLY_QTH; 599 tmp |= ((u32)thresh_time << (16 * (priority % 2))); 600 iowrite32be(tmp, ®s->pause_thresh[priority / 2]); 601 602 return 0; 603} 604 605static int memac_accept_rx_pause_frames(struct fman_mac *memac, bool en) 606{ 607 struct memac_regs __iomem *regs = memac->regs; 608 u32 tmp; 609 610 tmp = ioread32be(®s->command_config); 611 if (en) 612 tmp &= ~CMD_CFG_PAUSE_IGNORE; 613 else 614 tmp |= CMD_CFG_PAUSE_IGNORE; 615 616 iowrite32be(tmp, ®s->command_config); 617 618 return 0; 619} 620 621static void memac_validate(struct phylink_config *config, 622 unsigned long *supported, 623 struct phylink_link_state *state) 624{ 625 struct fman_mac *memac = fman_config_to_mac(config)->fman_mac; 626 unsigned long caps = config->mac_capabilities; 627 628 if (phy_interface_mode_is_rgmii(state->interface) && 629 memac->rgmii_no_half_duplex) 630 caps &= ~(MAC_10HD | MAC_100HD); 631 632 phylink_validate_mask_caps(supported, state, caps); 633} 634 635/** 636 * memac_if_mode() - Convert an interface mode into an IF_MODE config 637 * @interface: A phy interface mode 638 * 639 * Return: A configuration word, suitable for programming into the lower bits 640 * of %IF_MODE. 641 */ 642static u32 memac_if_mode(phy_interface_t interface) 643{ 644 switch (interface) { 645 case PHY_INTERFACE_MODE_MII: 646 return IF_MODE_MII; 647 case PHY_INTERFACE_MODE_RGMII: 648 case PHY_INTERFACE_MODE_RGMII_ID: 649 case PHY_INTERFACE_MODE_RGMII_RXID: 650 case PHY_INTERFACE_MODE_RGMII_TXID: 651 return IF_MODE_GMII | IF_MODE_RGMII; 652 case PHY_INTERFACE_MODE_SGMII: 653 case PHY_INTERFACE_MODE_1000BASEX: 654 case PHY_INTERFACE_MODE_QSGMII: 655 return IF_MODE_GMII; 656 case PHY_INTERFACE_MODE_10GBASER: 657 return IF_MODE_10G; 658 default: 659 WARN_ON_ONCE(1); 660 return 0; 661 } 662} 663 664static struct phylink_pcs *memac_select_pcs(struct phylink_config *config, 665 phy_interface_t iface) 666{ 667 struct fman_mac *memac = fman_config_to_mac(config)->fman_mac; 668 669 switch (iface) { 670 case PHY_INTERFACE_MODE_SGMII: 671 case PHY_INTERFACE_MODE_1000BASEX: 672 return memac->sgmii_pcs; 673 case PHY_INTERFACE_MODE_QSGMII: 674 return memac->qsgmii_pcs; 675 case PHY_INTERFACE_MODE_10GBASER: 676 return memac->xfi_pcs; 677 default: 678 return NULL; 679 } 680} 681 682static int memac_prepare(struct phylink_config *config, unsigned int mode, 683 phy_interface_t iface) 684{ 685 struct fman_mac *memac = fman_config_to_mac(config)->fman_mac; 686 687 switch (iface) { 688 case PHY_INTERFACE_MODE_SGMII: 689 case PHY_INTERFACE_MODE_1000BASEX: 690 case PHY_INTERFACE_MODE_QSGMII: 691 case PHY_INTERFACE_MODE_10GBASER: 692 return phy_set_mode_ext(memac->serdes, PHY_MODE_ETHERNET, 693 iface); 694 default: 695 return 0; 696 } 697} 698 699static void memac_mac_config(struct phylink_config *config, unsigned int mode, 700 const struct phylink_link_state *state) 701{ 702 struct mac_device *mac_dev = fman_config_to_mac(config); 703 struct memac_regs __iomem *regs = mac_dev->fman_mac->regs; 704 u32 tmp = ioread32be(®s->if_mode); 705 706 tmp &= ~(IF_MODE_MASK | IF_MODE_RGMII); 707 tmp |= memac_if_mode(state->interface); 708 if (phylink_autoneg_inband(mode)) 709 tmp |= IF_MODE_RGMII_AUTO; 710 iowrite32be(tmp, ®s->if_mode); 711} 712 713static void memac_link_up(struct phylink_config *config, struct phy_device *phy, 714 unsigned int mode, phy_interface_t interface, 715 int speed, int duplex, bool tx_pause, bool rx_pause) 716{ 717 struct mac_device *mac_dev = fman_config_to_mac(config); 718 struct fman_mac *memac = mac_dev->fman_mac; 719 struct memac_regs __iomem *regs = memac->regs; 720 u32 tmp = memac_if_mode(interface); 721 u16 pause_time = tx_pause ? FSL_FM_PAUSE_TIME_ENABLE : 722 FSL_FM_PAUSE_TIME_DISABLE; 723 724 memac_set_tx_pause_frames(memac, 0, pause_time, 0); 725 memac_accept_rx_pause_frames(memac, rx_pause); 726 727 if (duplex == DUPLEX_HALF) 728 tmp |= IF_MODE_HD; 729 730 switch (speed) { 731 case SPEED_1000: 732 tmp |= IF_MODE_RGMII_1000; 733 break; 734 case SPEED_100: 735 tmp |= IF_MODE_RGMII_100; 736 break; 737 case SPEED_10: 738 tmp |= IF_MODE_RGMII_10; 739 break; 740 } 741 iowrite32be(tmp, ®s->if_mode); 742 743 /* TODO: EEE? */ 744 745 if (speed == SPEED_10000) { 746 if (memac->fm_rev_info.major == 6 && 747 memac->fm_rev_info.minor == 4) 748 tmp = TX_FIFO_SECTIONS_TX_AVAIL_SLOW_10G; 749 else 750 tmp = TX_FIFO_SECTIONS_TX_AVAIL_10G; 751 tmp |= TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_10G; 752 } else { 753 tmp = TX_FIFO_SECTIONS_TX_AVAIL_1G | 754 TX_FIFO_SECTIONS_TX_EMPTY_DEFAULT_1G; 755 } 756 iowrite32be(tmp, ®s->tx_fifo_sections); 757 758 mac_dev->update_speed(mac_dev, speed); 759 760 tmp = ioread32be(®s->command_config); 761 tmp |= CMD_CFG_RX_EN | CMD_CFG_TX_EN; 762 iowrite32be(tmp, ®s->command_config); 763} 764 765static void memac_link_down(struct phylink_config *config, unsigned int mode, 766 phy_interface_t interface) 767{ 768 struct fman_mac *memac = fman_config_to_mac(config)->fman_mac; 769 struct memac_regs __iomem *regs = memac->regs; 770 u32 tmp; 771 772 /* TODO: graceful */ 773 tmp = ioread32be(®s->command_config); 774 tmp &= ~(CMD_CFG_RX_EN | CMD_CFG_TX_EN); 775 iowrite32be(tmp, ®s->command_config); 776} 777 778static const struct phylink_mac_ops memac_mac_ops = { 779 .validate = memac_validate, 780 .mac_select_pcs = memac_select_pcs, 781 .mac_prepare = memac_prepare, 782 .mac_config = memac_mac_config, 783 .mac_link_up = memac_link_up, 784 .mac_link_down = memac_link_down, 785}; 786 787static int memac_modify_mac_address(struct fman_mac *memac, 788 const enet_addr_t *enet_addr) 789{ 790 add_addr_in_paddr(memac->regs, (const u8 *)(*enet_addr), 0); 791 792 return 0; 793} 794 795static int memac_add_hash_mac_address(struct fman_mac *memac, 796 enet_addr_t *eth_addr) 797{ 798 struct memac_regs __iomem *regs = memac->regs; 799 struct eth_hash_entry *hash_entry; 800 u32 hash; 801 u64 addr; 802 803 addr = ENET_ADDR_TO_UINT64(*eth_addr); 804 805 if (!(addr & GROUP_ADDRESS)) { 806 /* Unicast addresses not supported in hash */ 807 pr_err("Unicast Address\n"); 808 return -EINVAL; 809 } 810 hash = get_mac_addr_hash_code(addr) & HASH_CTRL_ADDR_MASK; 811 812 /* Create element to be added to the driver hash table */ 813 hash_entry = kmalloc(sizeof(*hash_entry), GFP_ATOMIC); 814 if (!hash_entry) 815 return -ENOMEM; 816 hash_entry->addr = addr; 817 INIT_LIST_HEAD(&hash_entry->node); 818 819 list_add_tail(&hash_entry->node, 820 &memac->multicast_addr_hash->lsts[hash]); 821 iowrite32be(hash | HASH_CTRL_MCAST_EN, ®s->hashtable_ctrl); 822 823 return 0; 824} 825 826static int memac_set_allmulti(struct fman_mac *memac, bool enable) 827{ 828 u32 entry; 829 struct memac_regs __iomem *regs = memac->regs; 830 831 if (enable) { 832 for (entry = 0; entry < HASH_TABLE_SIZE; entry++) 833 iowrite32be(entry | HASH_CTRL_MCAST_EN, 834 ®s->hashtable_ctrl); 835 } else { 836 for (entry = 0; entry < HASH_TABLE_SIZE; entry++) 837 iowrite32be(entry & ~HASH_CTRL_MCAST_EN, 838 ®s->hashtable_ctrl); 839 } 840 841 memac->allmulti_enabled = enable; 842 843 return 0; 844} 845 846static int memac_set_tstamp(struct fman_mac *memac, bool enable) 847{ 848 return 0; /* Always enabled. */ 849} 850 851static int memac_del_hash_mac_address(struct fman_mac *memac, 852 enet_addr_t *eth_addr) 853{ 854 struct memac_regs __iomem *regs = memac->regs; 855 struct eth_hash_entry *hash_entry = NULL; 856 struct list_head *pos; 857 u32 hash; 858 u64 addr; 859 860 addr = ENET_ADDR_TO_UINT64(*eth_addr); 861 862 hash = get_mac_addr_hash_code(addr) & HASH_CTRL_ADDR_MASK; 863 864 list_for_each(pos, &memac->multicast_addr_hash->lsts[hash]) { 865 hash_entry = ETH_HASH_ENTRY_OBJ(pos); 866 if (hash_entry && hash_entry->addr == addr) { 867 list_del_init(&hash_entry->node); 868 kfree(hash_entry); 869 break; 870 } 871 } 872 873 if (!memac->allmulti_enabled) { 874 if (list_empty(&memac->multicast_addr_hash->lsts[hash])) 875 iowrite32be(hash & ~HASH_CTRL_MCAST_EN, 876 ®s->hashtable_ctrl); 877 } 878 879 return 0; 880} 881 882static int memac_set_exception(struct fman_mac *memac, 883 enum fman_mac_exceptions exception, bool enable) 884{ 885 u32 bit_mask = 0; 886 887 bit_mask = get_exception_flag(exception); 888 if (bit_mask) { 889 if (enable) 890 memac->exceptions |= bit_mask; 891 else 892 memac->exceptions &= ~bit_mask; 893 } else { 894 pr_err("Undefined exception\n"); 895 return -EINVAL; 896 } 897 set_exception(memac->regs, bit_mask, enable); 898 899 return 0; 900} 901 902static int memac_init(struct fman_mac *memac) 903{ 904 struct memac_cfg *memac_drv_param; 905 enet_addr_t eth_addr; 906 int err; 907 u32 reg32 = 0; 908 909 err = check_init_parameters(memac); 910 if (err) 911 return err; 912 913 memac_drv_param = memac->memac_drv_param; 914 915 /* First, reset the MAC if desired. */ 916 if (memac_drv_param->reset_on_init) { 917 err = reset(memac->regs); 918 if (err) { 919 pr_err("mEMAC reset failed\n"); 920 return err; 921 } 922 } 923 924 /* MAC Address */ 925 if (memac->addr != 0) { 926 MAKE_ENET_ADDR_FROM_UINT64(memac->addr, eth_addr); 927 add_addr_in_paddr(memac->regs, (const u8 *)eth_addr, 0); 928 } 929 930 init(memac->regs, memac->memac_drv_param, memac->exceptions); 931 932 /* FM_RX_FIFO_CORRUPT_ERRATA_10GMAC_A006320 errata workaround 933 * Exists only in FMan 6.0 and 6.3. 934 */ 935 if ((memac->fm_rev_info.major == 6) && 936 ((memac->fm_rev_info.minor == 0) || 937 (memac->fm_rev_info.minor == 3))) { 938 /* MAC strips CRC from received frames - this workaround 939 * should decrease the likelihood of bug appearance 940 */ 941 reg32 = ioread32be(&memac->regs->command_config); 942 reg32 &= ~CMD_CFG_CRC_FWD; 943 iowrite32be(reg32, &memac->regs->command_config); 944 } 945 946 /* Max Frame Length */ 947 err = fman_set_mac_max_frame(memac->fm, memac->mac_id, 948 memac_drv_param->max_frame_length); 949 if (err) { 950 pr_err("settings Mac max frame length is FAILED\n"); 951 return err; 952 } 953 954 memac->multicast_addr_hash = alloc_hash_table(HASH_TABLE_SIZE); 955 if (!memac->multicast_addr_hash) { 956 free_init_resources(memac); 957 pr_err("allocation hash table is FAILED\n"); 958 return -ENOMEM; 959 } 960 961 memac->unicast_addr_hash = alloc_hash_table(HASH_TABLE_SIZE); 962 if (!memac->unicast_addr_hash) { 963 free_init_resources(memac); 964 pr_err("allocation hash table is FAILED\n"); 965 return -ENOMEM; 966 } 967 968 fman_register_intr(memac->fm, FMAN_MOD_MAC, memac->mac_id, 969 FMAN_INTR_TYPE_ERR, memac_err_exception, memac); 970 971 fman_register_intr(memac->fm, FMAN_MOD_MAC, memac->mac_id, 972 FMAN_INTR_TYPE_NORMAL, memac_exception, memac); 973 974 return 0; 975} 976 977static void pcs_put(struct phylink_pcs *pcs) 978{ 979 if (IS_ERR_OR_NULL(pcs)) 980 return; 981 982 lynx_pcs_destroy(pcs); 983} 984 985static int memac_free(struct fman_mac *memac) 986{ 987 free_init_resources(memac); 988 989 pcs_put(memac->sgmii_pcs); 990 pcs_put(memac->qsgmii_pcs); 991 pcs_put(memac->xfi_pcs); 992 kfree(memac->memac_drv_param); 993 kfree(memac); 994 995 return 0; 996} 997 998static struct fman_mac *memac_config(struct mac_device *mac_dev, 999 struct fman_mac_params *params) 1000{ 1001 struct fman_mac *memac; 1002 struct memac_cfg *memac_drv_param; 1003 1004 /* allocate memory for the m_emac data structure */ 1005 memac = kzalloc(sizeof(*memac), GFP_KERNEL); 1006 if (!memac) 1007 return NULL; 1008 1009 /* allocate memory for the m_emac driver parameters data structure */ 1010 memac_drv_param = kzalloc(sizeof(*memac_drv_param), GFP_KERNEL); 1011 if (!memac_drv_param) { 1012 memac_free(memac); 1013 return NULL; 1014 } 1015 1016 /* Plant parameter structure pointer */ 1017 memac->memac_drv_param = memac_drv_param; 1018 1019 set_dflts(memac_drv_param); 1020 1021 memac->addr = ENET_ADDR_TO_UINT64(mac_dev->addr); 1022 1023 memac->regs = mac_dev->vaddr; 1024 memac->mac_id = params->mac_id; 1025 memac->exceptions = (MEMAC_IMASK_TSECC_ER | MEMAC_IMASK_TECC_ER | 1026 MEMAC_IMASK_RECC_ER | MEMAC_IMASK_MGI); 1027 memac->exception_cb = params->exception_cb; 1028 memac->event_cb = params->event_cb; 1029 memac->dev_id = mac_dev; 1030 memac->fm = params->fm; 1031 1032 /* Save FMan revision */ 1033 fman_get_revision(memac->fm, &memac->fm_rev_info); 1034 1035 return memac; 1036} 1037 1038static struct phylink_pcs *memac_pcs_create(struct device_node *mac_node, 1039 int index) 1040{ 1041 struct device_node *node; 1042 struct phylink_pcs *pcs; 1043 1044 node = of_parse_phandle(mac_node, "pcsphy-handle", index); 1045 if (!node) 1046 return ERR_PTR(-ENODEV); 1047 1048 pcs = lynx_pcs_create_fwnode(of_fwnode_handle(node)); 1049 of_node_put(node); 1050 1051 return pcs; 1052} 1053 1054static bool memac_supports(struct mac_device *mac_dev, phy_interface_t iface) 1055{ 1056 /* If there's no serdes device, assume that it's been configured for 1057 * whatever the default interface mode is. 1058 */ 1059 if (!mac_dev->fman_mac->serdes) 1060 return mac_dev->phy_if == iface; 1061 /* Otherwise, ask the serdes */ 1062 return !phy_validate(mac_dev->fman_mac->serdes, PHY_MODE_ETHERNET, 1063 iface, NULL); 1064} 1065 1066int memac_initialization(struct mac_device *mac_dev, 1067 struct device_node *mac_node, 1068 struct fman_mac_params *params) 1069{ 1070 int err; 1071 struct device_node *fixed; 1072 struct phylink_pcs *pcs; 1073 struct fman_mac *memac; 1074 unsigned long capabilities; 1075 unsigned long *supported; 1076 1077 /* The internal connection to the serdes is XGMII, but this isn't 1078 * really correct for the phy mode (which is the external connection). 1079 * However, this is how all older device trees say that they want 1080 * 10GBASE-R (aka XFI), so just convert it for them. 1081 */ 1082 if (mac_dev->phy_if == PHY_INTERFACE_MODE_XGMII) 1083 mac_dev->phy_if = PHY_INTERFACE_MODE_10GBASER; 1084 1085 mac_dev->phylink_ops = &memac_mac_ops; 1086 mac_dev->set_promisc = memac_set_promiscuous; 1087 mac_dev->change_addr = memac_modify_mac_address; 1088 mac_dev->add_hash_mac_addr = memac_add_hash_mac_address; 1089 mac_dev->remove_hash_mac_addr = memac_del_hash_mac_address; 1090 mac_dev->set_exception = memac_set_exception; 1091 mac_dev->set_allmulti = memac_set_allmulti; 1092 mac_dev->set_tstamp = memac_set_tstamp; 1093 mac_dev->set_multi = fman_set_multi; 1094 mac_dev->enable = memac_enable; 1095 mac_dev->disable = memac_disable; 1096 1097 mac_dev->fman_mac = memac_config(mac_dev, params); 1098 if (!mac_dev->fman_mac) 1099 return -EINVAL; 1100 1101 memac = mac_dev->fman_mac; 1102 memac->memac_drv_param->max_frame_length = fman_get_max_frm(); 1103 memac->memac_drv_param->reset_on_init = true; 1104 1105 err = of_property_match_string(mac_node, "pcs-handle-names", "xfi"); 1106 if (err >= 0) { 1107 memac->xfi_pcs = memac_pcs_create(mac_node, err); 1108 if (IS_ERR(memac->xfi_pcs)) { 1109 err = PTR_ERR(memac->xfi_pcs); 1110 dev_err_probe(mac_dev->dev, err, "missing xfi pcs\n"); 1111 goto _return_fm_mac_free; 1112 } 1113 } else if (err != -EINVAL && err != -ENODATA) { 1114 goto _return_fm_mac_free; 1115 } 1116 1117 err = of_property_match_string(mac_node, "pcs-handle-names", "qsgmii"); 1118 if (err >= 0) { 1119 memac->qsgmii_pcs = memac_pcs_create(mac_node, err); 1120 if (IS_ERR(memac->qsgmii_pcs)) { 1121 err = PTR_ERR(memac->qsgmii_pcs); 1122 dev_err_probe(mac_dev->dev, err, 1123 "missing qsgmii pcs\n"); 1124 goto _return_fm_mac_free; 1125 } 1126 } else if (err != -EINVAL && err != -ENODATA) { 1127 goto _return_fm_mac_free; 1128 } 1129 1130 /* For compatibility, if pcs-handle-names is missing, we assume this 1131 * phy is the first one in pcsphy-handle 1132 */ 1133 err = of_property_match_string(mac_node, "pcs-handle-names", "sgmii"); 1134 if (err == -EINVAL || err == -ENODATA) 1135 pcs = memac_pcs_create(mac_node, 0); 1136 else if (err < 0) 1137 goto _return_fm_mac_free; 1138 else 1139 pcs = memac_pcs_create(mac_node, err); 1140 1141 if (IS_ERR(pcs)) { 1142 err = PTR_ERR(pcs); 1143 dev_err_probe(mac_dev->dev, err, "missing pcs\n"); 1144 goto _return_fm_mac_free; 1145 } 1146 1147 /* If err is set here, it means that pcs-handle-names was missing above 1148 * (and therefore that xfi_pcs cannot be set). If we are defaulting to 1149 * XGMII, assume this is for XFI. Otherwise, assume it is for SGMII. 1150 */ 1151 if (err && mac_dev->phy_if == PHY_INTERFACE_MODE_10GBASER) 1152 memac->xfi_pcs = pcs; 1153 else 1154 memac->sgmii_pcs = pcs; 1155 1156 memac->serdes = devm_of_phy_optional_get(mac_dev->dev, mac_node, 1157 "serdes"); 1158 if (!memac->serdes) { 1159 dev_dbg(mac_dev->dev, "could not get (optional) serdes\n"); 1160 } else if (IS_ERR(memac->serdes)) { 1161 err = PTR_ERR(memac->serdes); 1162 goto _return_fm_mac_free; 1163 } 1164 1165 /* TODO: The following interface modes are supported by (some) hardware 1166 * but not by this driver: 1167 * - 1000BASE-KX 1168 * - 10GBASE-KR 1169 * - XAUI/HiGig 1170 */ 1171 supported = mac_dev->phylink_config.supported_interfaces; 1172 1173 /* Note that half duplex is only supported on 10/100M interfaces. */ 1174 1175 if (memac->sgmii_pcs && 1176 (memac_supports(mac_dev, PHY_INTERFACE_MODE_SGMII) || 1177 memac_supports(mac_dev, PHY_INTERFACE_MODE_1000BASEX))) { 1178 __set_bit(PHY_INTERFACE_MODE_SGMII, supported); 1179 __set_bit(PHY_INTERFACE_MODE_1000BASEX, supported); 1180 } 1181 1182 if (memac->sgmii_pcs && 1183 memac_supports(mac_dev, PHY_INTERFACE_MODE_2500BASEX)) 1184 __set_bit(PHY_INTERFACE_MODE_2500BASEX, supported); 1185 1186 if (memac->qsgmii_pcs && 1187 memac_supports(mac_dev, PHY_INTERFACE_MODE_QSGMII)) 1188 __set_bit(PHY_INTERFACE_MODE_QSGMII, supported); 1189 else if (mac_dev->phy_if == PHY_INTERFACE_MODE_QSGMII) 1190 dev_warn(mac_dev->dev, "no QSGMII pcs specified\n"); 1191 1192 if (memac->xfi_pcs && 1193 memac_supports(mac_dev, PHY_INTERFACE_MODE_10GBASER)) { 1194 __set_bit(PHY_INTERFACE_MODE_10GBASER, supported); 1195 } else { 1196 /* From what I can tell, no 10g macs support RGMII. */ 1197 phy_interface_set_rgmii(supported); 1198 __set_bit(PHY_INTERFACE_MODE_MII, supported); 1199 } 1200 1201 capabilities = MAC_SYM_PAUSE | MAC_ASYM_PAUSE | MAC_10 | MAC_100; 1202 capabilities |= MAC_1000FD | MAC_2500FD | MAC_10000FD; 1203 1204 /* These SoCs don't support half duplex at all; there's no different 1205 * FMan version or compatible, so we just have to check the machine 1206 * compatible instead 1207 */ 1208 if (of_machine_is_compatible("fsl,ls1043a") || 1209 of_machine_is_compatible("fsl,ls1046a") || 1210 of_machine_is_compatible("fsl,B4QDS")) 1211 capabilities &= ~(MAC_10HD | MAC_100HD); 1212 1213 mac_dev->phylink_config.mac_capabilities = capabilities; 1214 1215 /* The T2080 and T4240 don't support half duplex RGMII. There is no 1216 * other way to identify these SoCs, so just use the machine 1217 * compatible. 1218 */ 1219 if (of_machine_is_compatible("fsl,T2080QDS") || 1220 of_machine_is_compatible("fsl,T2080RDB") || 1221 of_machine_is_compatible("fsl,T2081QDS") || 1222 of_machine_is_compatible("fsl,T4240QDS") || 1223 of_machine_is_compatible("fsl,T4240RDB")) 1224 memac->rgmii_no_half_duplex = true; 1225 1226 /* Most boards should use MLO_AN_INBAND, but existing boards don't have 1227 * a managed property. Default to MLO_AN_INBAND if nothing else is 1228 * specified. We need to be careful and not enable this if we have a 1229 * fixed link or if we are using MII or RGMII, since those 1230 * configurations modes don't use in-band autonegotiation. 1231 */ 1232 fixed = of_get_child_by_name(mac_node, "fixed-link"); 1233 if (!fixed && !of_property_read_bool(mac_node, "fixed-link") && 1234 !of_property_read_bool(mac_node, "managed") && 1235 mac_dev->phy_if != PHY_INTERFACE_MODE_MII && 1236 !phy_interface_mode_is_rgmii(mac_dev->phy_if)) 1237 mac_dev->phylink_config.ovr_an_inband = true; 1238 of_node_put(fixed); 1239 1240 err = memac_init(mac_dev->fman_mac); 1241 if (err < 0) 1242 goto _return_fm_mac_free; 1243 1244 dev_info(mac_dev->dev, "FMan MEMAC\n"); 1245 1246 return 0; 1247 1248_return_fm_mac_free: 1249 memac_free(mac_dev->fman_mac); 1250 return err; 1251} 1252