162306a36Sopenharmony_ci/* SPDX-License-Identifier: GPL-2.0-or-later */
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Copyright 2016 Maxime Ripard
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * Maxime Ripard <maxime.ripard@free-electrons.com>
662306a36Sopenharmony_ci */
762306a36Sopenharmony_ci
862306a36Sopenharmony_ci#ifndef _CCU_SUN8I_A23_A33_H_
962306a36Sopenharmony_ci#define _CCU_SUN8I_A23_A33_H_
1062306a36Sopenharmony_ci
1162306a36Sopenharmony_ci#include <dt-bindings/clock/sun8i-a23-a33-ccu.h>
1262306a36Sopenharmony_ci#include <dt-bindings/reset/sun8i-a23-a33-ccu.h>
1362306a36Sopenharmony_ci
1462306a36Sopenharmony_ci#define CLK_PLL_CPUX		0
1562306a36Sopenharmony_ci#define CLK_PLL_AUDIO_BASE	1
1662306a36Sopenharmony_ci#define CLK_PLL_AUDIO		2
1762306a36Sopenharmony_ci#define CLK_PLL_AUDIO_2X	3
1862306a36Sopenharmony_ci#define CLK_PLL_AUDIO_4X	4
1962306a36Sopenharmony_ci#define CLK_PLL_AUDIO_8X	5
2062306a36Sopenharmony_ci#define CLK_PLL_VIDEO		6
2162306a36Sopenharmony_ci#define CLK_PLL_VIDEO_2X	7
2262306a36Sopenharmony_ci#define CLK_PLL_VE		8
2362306a36Sopenharmony_ci#define CLK_PLL_DDR0		9
2462306a36Sopenharmony_ci#define CLK_PLL_PERIPH		10
2562306a36Sopenharmony_ci#define CLK_PLL_PERIPH_2X	11
2662306a36Sopenharmony_ci#define CLK_PLL_GPU		12
2762306a36Sopenharmony_ci
2862306a36Sopenharmony_ci/* The PLL MIPI clock is exported */
2962306a36Sopenharmony_ci
3062306a36Sopenharmony_ci#define CLK_PLL_HSIC		14
3162306a36Sopenharmony_ci#define CLK_PLL_DE		15
3262306a36Sopenharmony_ci#define CLK_PLL_DDR1		16
3362306a36Sopenharmony_ci#define CLK_PLL_DDR		17
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_ci/* The CPUX clock is exported */
3662306a36Sopenharmony_ci
3762306a36Sopenharmony_ci#define CLK_AXI			19
3862306a36Sopenharmony_ci#define CLK_AHB1		20
3962306a36Sopenharmony_ci#define CLK_APB1		21
4062306a36Sopenharmony_ci#define CLK_APB2		22
4162306a36Sopenharmony_ci
4262306a36Sopenharmony_ci/* All the bus gates are exported */
4362306a36Sopenharmony_ci
4462306a36Sopenharmony_ci/* The first part of the mod clocks is exported */
4562306a36Sopenharmony_ci
4662306a36Sopenharmony_ci#define CLK_DRAM		79
4762306a36Sopenharmony_ci
4862306a36Sopenharmony_ci/* Some more module clocks are exported */
4962306a36Sopenharmony_ci
5062306a36Sopenharmony_ci#define CLK_MBUS		95
5162306a36Sopenharmony_ci
5262306a36Sopenharmony_ci/* And the last module clocks are exported */
5362306a36Sopenharmony_ci
5462306a36Sopenharmony_ci#define CLK_NUMBER		(CLK_ATS + 1)
5562306a36Sopenharmony_ci
5662306a36Sopenharmony_ci#endif /* _CCU_SUN8I_A23_A33_H_ */
57