162306a36Sopenharmony_ci/* SPDX-License-Identifier: GPL-2.0 */
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Copyright 2016 Icenowy Zheng <icenowy@aosc.io>
462306a36Sopenharmony_ci */
562306a36Sopenharmony_ci
662306a36Sopenharmony_ci#ifndef _CCU_SUN50I_H6_H_
762306a36Sopenharmony_ci#define _CCU_SUN50I_H6_H_
862306a36Sopenharmony_ci
962306a36Sopenharmony_ci#include <dt-bindings/clock/sun50i-h6-ccu.h>
1062306a36Sopenharmony_ci#include <dt-bindings/reset/sun50i-h6-ccu.h>
1162306a36Sopenharmony_ci
1262306a36Sopenharmony_ci#define CLK_OSC12M		0
1362306a36Sopenharmony_ci#define CLK_PLL_CPUX		1
1462306a36Sopenharmony_ci#define CLK_PLL_DDR0		2
1562306a36Sopenharmony_ci
1662306a36Sopenharmony_ci/* PLL_PERIPH0 exported for PRCM */
1762306a36Sopenharmony_ci
1862306a36Sopenharmony_ci#define CLK_PLL_PERIPH0_2X	4
1962306a36Sopenharmony_ci#define CLK_PLL_PERIPH0_4X	5
2062306a36Sopenharmony_ci#define CLK_PLL_PERIPH1		6
2162306a36Sopenharmony_ci#define CLK_PLL_PERIPH1_2X	7
2262306a36Sopenharmony_ci#define CLK_PLL_PERIPH1_4X	8
2362306a36Sopenharmony_ci#define CLK_PLL_GPU		9
2462306a36Sopenharmony_ci#define CLK_PLL_VIDEO0		10
2562306a36Sopenharmony_ci#define CLK_PLL_VIDEO0_4X	11
2662306a36Sopenharmony_ci#define CLK_PLL_VIDEO1		12
2762306a36Sopenharmony_ci#define CLK_PLL_VIDEO1_4X	13
2862306a36Sopenharmony_ci#define CLK_PLL_VE		14
2962306a36Sopenharmony_ci#define CLK_PLL_DE		15
3062306a36Sopenharmony_ci#define CLK_PLL_HSIC		16
3162306a36Sopenharmony_ci#define CLK_PLL_AUDIO_BASE	17
3262306a36Sopenharmony_ci#define CLK_PLL_AUDIO		18
3362306a36Sopenharmony_ci#define CLK_PLL_AUDIO_2X	19
3462306a36Sopenharmony_ci#define CLK_PLL_AUDIO_4X	20
3562306a36Sopenharmony_ci
3662306a36Sopenharmony_ci/* CPUX clock exported for DVFS */
3762306a36Sopenharmony_ci
3862306a36Sopenharmony_ci#define CLK_AXI			22
3962306a36Sopenharmony_ci#define CLK_CPUX_APB		23
4062306a36Sopenharmony_ci#define CLK_PSI_AHB1_AHB2	24
4162306a36Sopenharmony_ci#define CLK_AHB3		25
4262306a36Sopenharmony_ci
4362306a36Sopenharmony_ci/* APB1 clock exported for PIO */
4462306a36Sopenharmony_ci
4562306a36Sopenharmony_ci#define CLK_APB2		27
4662306a36Sopenharmony_ci#define CLK_MBUS		28
4762306a36Sopenharmony_ci
4862306a36Sopenharmony_ci/* All module clocks and bus gates are exported except DRAM */
4962306a36Sopenharmony_ci
5062306a36Sopenharmony_ci#define CLK_DRAM		52
5162306a36Sopenharmony_ci
5262306a36Sopenharmony_ci#define CLK_BUS_DRAM		60
5362306a36Sopenharmony_ci
5462306a36Sopenharmony_ci#define CLK_NUMBER		(CLK_BUS_HDCP + 1)
5562306a36Sopenharmony_ci
5662306a36Sopenharmony_ci#endif /* _CCU_SUN50I_H6_H_ */
57