162306a36Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0-only
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Copyright (c) 2022 MediaTek Inc.
462306a36Sopenharmony_ci * Author: Garmin Chang <garmin.chang@mediatek.com>
562306a36Sopenharmony_ci */
662306a36Sopenharmony_ci
762306a36Sopenharmony_ci#include <linux/clk-provider.h>
862306a36Sopenharmony_ci#include <linux/mod_devicetable.h>
962306a36Sopenharmony_ci#include <linux/platform_device.h>
1062306a36Sopenharmony_ci
1162306a36Sopenharmony_ci#include <dt-bindings/clock/mediatek,mt8188-clk.h>
1262306a36Sopenharmony_ci
1362306a36Sopenharmony_ci#include "clk-gate.h"
1462306a36Sopenharmony_ci#include "clk-mtk.h"
1562306a36Sopenharmony_ci
1662306a36Sopenharmony_cistatic const struct mtk_gate_regs venc1_cg_regs = {
1762306a36Sopenharmony_ci	.set_ofs = 0x4,
1862306a36Sopenharmony_ci	.clr_ofs = 0x8,
1962306a36Sopenharmony_ci	.sta_ofs = 0x0,
2062306a36Sopenharmony_ci};
2162306a36Sopenharmony_ci
2262306a36Sopenharmony_ci#define GATE_VENC1(_id, _name, _parent, _shift)			\
2362306a36Sopenharmony_ci	GATE_MTK(_id, _name, _parent, &venc1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)
2462306a36Sopenharmony_ci
2562306a36Sopenharmony_cistatic const struct mtk_gate venc1_clks[] = {
2662306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_LARB, "venc1_larb", "top_venc", 0),
2762306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_VENC, "venc1_venc", "top_venc", 4),
2862306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_JPGENC, "venc1_jpgenc", "top_venc", 8),
2962306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_JPGDEC, "venc1_jpgdec", "top_venc", 12),
3062306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_JPGDEC_C1, "venc1_jpgdec_c1", "top_venc", 16),
3162306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_GALS, "venc1_gals", "top_venc", 28),
3262306a36Sopenharmony_ci	GATE_VENC1(CLK_VENC1_GALS_SRAM, "venc1_gals_sram", "top_venc", 31),
3362306a36Sopenharmony_ci};
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_cistatic const struct mtk_clk_desc venc1_desc = {
3662306a36Sopenharmony_ci	.clks = venc1_clks,
3762306a36Sopenharmony_ci	.num_clks = ARRAY_SIZE(venc1_clks),
3862306a36Sopenharmony_ci};
3962306a36Sopenharmony_ci
4062306a36Sopenharmony_cistatic const struct of_device_id of_match_clk_mt8188_venc1[] = {
4162306a36Sopenharmony_ci	{ .compatible = "mediatek,mt8188-vencsys", .data = &venc1_desc },
4262306a36Sopenharmony_ci	{ /* sentinel */ }
4362306a36Sopenharmony_ci};
4462306a36Sopenharmony_ciMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_venc1);
4562306a36Sopenharmony_ci
4662306a36Sopenharmony_cistatic struct platform_driver clk_mt8188_venc1_drv = {
4762306a36Sopenharmony_ci	.probe = mtk_clk_simple_probe,
4862306a36Sopenharmony_ci	.remove_new = mtk_clk_simple_remove,
4962306a36Sopenharmony_ci	.driver = {
5062306a36Sopenharmony_ci		.name = "clk-mt8188-venc1",
5162306a36Sopenharmony_ci		.of_match_table = of_match_clk_mt8188_venc1,
5262306a36Sopenharmony_ci	},
5362306a36Sopenharmony_ci};
5462306a36Sopenharmony_ci
5562306a36Sopenharmony_cimodule_platform_driver(clk_mt8188_venc1_drv);
5662306a36Sopenharmony_ciMODULE_LICENSE("GPL");
57