162306a36Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0-or-later
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Paravirt target for a generic QEMU e500 machine
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * This is intended to be a flexible device-tree-driven platform, not fixed
662306a36Sopenharmony_ci * to a particular piece of hardware or a particular spec of virtual hardware,
762306a36Sopenharmony_ci * beyond the assumption of an e500-family CPU.  Some things are still hardcoded
862306a36Sopenharmony_ci * here, such as MPIC, but this is a limitation of the current code rather than
962306a36Sopenharmony_ci * an interface contract with QEMU.
1062306a36Sopenharmony_ci *
1162306a36Sopenharmony_ci * Copyright 2012 Freescale Semiconductor Inc.
1262306a36Sopenharmony_ci */
1362306a36Sopenharmony_ci
1462306a36Sopenharmony_ci#include <linux/kernel.h>
1562306a36Sopenharmony_ci#include <linux/of.h>
1662306a36Sopenharmony_ci#include <linux/of_fdt.h>
1762306a36Sopenharmony_ci#include <linux/pgtable.h>
1862306a36Sopenharmony_ci#include <asm/machdep.h>
1962306a36Sopenharmony_ci#include <asm/time.h>
2062306a36Sopenharmony_ci#include <asm/udbg.h>
2162306a36Sopenharmony_ci#include <asm/mpic.h>
2262306a36Sopenharmony_ci#include <asm/swiotlb.h>
2362306a36Sopenharmony_ci#include <sysdev/fsl_soc.h>
2462306a36Sopenharmony_ci#include <sysdev/fsl_pci.h>
2562306a36Sopenharmony_ci#include "smp.h"
2662306a36Sopenharmony_ci#include "mpc85xx.h"
2762306a36Sopenharmony_ci
2862306a36Sopenharmony_cistatic void __init qemu_e500_pic_init(void)
2962306a36Sopenharmony_ci{
3062306a36Sopenharmony_ci	struct mpic *mpic;
3162306a36Sopenharmony_ci	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
3262306a36Sopenharmony_ci		MPIC_ENABLE_COREINT;
3362306a36Sopenharmony_ci
3462306a36Sopenharmony_ci	mpic = mpic_alloc(NULL, 0, flags, 0, 256, " OpenPIC  ");
3562306a36Sopenharmony_ci
3662306a36Sopenharmony_ci	BUG_ON(mpic == NULL);
3762306a36Sopenharmony_ci	mpic_init(mpic);
3862306a36Sopenharmony_ci}
3962306a36Sopenharmony_ci
4062306a36Sopenharmony_cistatic void __init qemu_e500_setup_arch(void)
4162306a36Sopenharmony_ci{
4262306a36Sopenharmony_ci	ppc_md.progress("qemu_e500_setup_arch()", 0);
4362306a36Sopenharmony_ci
4462306a36Sopenharmony_ci	fsl_pci_assign_primary();
4562306a36Sopenharmony_ci	swiotlb_detect_4g();
4662306a36Sopenharmony_ci	mpc85xx_smp_init();
4762306a36Sopenharmony_ci}
4862306a36Sopenharmony_ci
4962306a36Sopenharmony_cimachine_arch_initcall(qemu_e500, mpc85xx_common_publish_devices);
5062306a36Sopenharmony_ci
5162306a36Sopenharmony_cidefine_machine(qemu_e500) {
5262306a36Sopenharmony_ci	.name			= "QEMU e500",
5362306a36Sopenharmony_ci	.compatible		= "fsl,qemu-e500",
5462306a36Sopenharmony_ci	.setup_arch		= qemu_e500_setup_arch,
5562306a36Sopenharmony_ci	.init_IRQ		= qemu_e500_pic_init,
5662306a36Sopenharmony_ci#ifdef CONFIG_PCI
5762306a36Sopenharmony_ci	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
5862306a36Sopenharmony_ci	.pcibios_fixup_phb      = fsl_pcibios_fixup_phb,
5962306a36Sopenharmony_ci#endif
6062306a36Sopenharmony_ci	.get_irq		= mpic_get_coreint_irq,
6162306a36Sopenharmony_ci	.progress		= udbg_progress,
6262306a36Sopenharmony_ci	.power_save		= e500_idle,
6362306a36Sopenharmony_ci};
64