162306a36Sopenharmony_ci// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
262306a36Sopenharmony_ci/*
362306a36Sopenharmony_ci * Device Tree Include file for Marvell Armada 398 SoC.
462306a36Sopenharmony_ci *
562306a36Sopenharmony_ci * Copyright (C) 2015 Marvell
662306a36Sopenharmony_ci *
762306a36Sopenharmony_ci * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
862306a36Sopenharmony_ci */
962306a36Sopenharmony_ci
1062306a36Sopenharmony_ci#include "armada-395.dtsi"
1162306a36Sopenharmony_ci
1262306a36Sopenharmony_ci/ {
1362306a36Sopenharmony_ci	compatible = "marvell,armada398", "marvell,armada390";
1462306a36Sopenharmony_ci
1562306a36Sopenharmony_ci	soc {
1662306a36Sopenharmony_ci		internal-regs {
1762306a36Sopenharmony_ci			pinctrl@18000 {
1862306a36Sopenharmony_ci				compatible = "marvell,mv88f6928-pinctrl";
1962306a36Sopenharmony_ci				reg = <0x18000 0x20>;
2062306a36Sopenharmony_ci			};
2162306a36Sopenharmony_ci
2262306a36Sopenharmony_ci			sata@e0000 {
2362306a36Sopenharmony_ci				compatible = "marvell,armada-380-ahci";
2462306a36Sopenharmony_ci				reg = <0xe0000 0x2000>;
2562306a36Sopenharmony_ci				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
2662306a36Sopenharmony_ci				clocks = <&gateclk 30>;
2762306a36Sopenharmony_ci				status = "disabled";
2862306a36Sopenharmony_ci			};
2962306a36Sopenharmony_ci		};
3062306a36Sopenharmony_ci	};
3162306a36Sopenharmony_ci};
32