xref: /kernel/linux/linux-6.6/arch/arm/boot/dts/hisilicon/hip01-ca9x2.dts

// SPDX-License-Identifier: GPL-2.0-only
/*
 * HiSilicon Ltd. HiP01 SoC
 *
 * Copyright (C) 2014 HiSilicon Ltd.
 * Copyright (C) 2014 Huawei Ltd.
 *
 * Author: Wang Long <long.wanglong@huawei.com>
 */

/dts-v1/;

/* First 8KB reserved for secondary core boot */
/memreserve/ 0x80000000 0x00002000;

#include "hip01.dtsi"

/ {
	model = "Hisilicon HIP01 Development Board";
	compatible = "hisilicon,hip01-ca9x2", "hisilicon,hip01";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		enable-method = "hisilicon,hip01-smp";

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <1>;
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
};

&uart0 {
	status = "okay";
};