162306a36Sopenharmony_ci# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
262306a36Sopenharmony_ci# Copyright (C) 2022 Microchip Technology, Inc. and its subsidiaries
362306a36Sopenharmony_ci%YAML 1.2
462306a36Sopenharmony_ci---
562306a36Sopenharmony_ci$id: http://devicetree.org/schemas/rtc/atmel,at91sam9260-rtt.yaml#
662306a36Sopenharmony_ci$schema: http://devicetree.org/meta-schemas/core.yaml#
762306a36Sopenharmony_ci
862306a36Sopenharmony_cititle: Atmel AT91 RTT
962306a36Sopenharmony_ci
1062306a36Sopenharmony_ciallOf:
1162306a36Sopenharmony_ci  - $ref: rtc.yaml#
1262306a36Sopenharmony_ci
1362306a36Sopenharmony_cimaintainers:
1462306a36Sopenharmony_ci  - Alexandre Belloni <alexandre.belloni@bootlin.com>
1562306a36Sopenharmony_ci
1662306a36Sopenharmony_ciproperties:
1762306a36Sopenharmony_ci  compatible:
1862306a36Sopenharmony_ci    oneOf:
1962306a36Sopenharmony_ci      - items:
2062306a36Sopenharmony_ci          - const: atmel,at91sam9260-rtt
2162306a36Sopenharmony_ci      - items:
2262306a36Sopenharmony_ci          - const: microchip,sam9x60-rtt
2362306a36Sopenharmony_ci          - const: atmel,at91sam9260-rtt
2462306a36Sopenharmony_ci      - items:
2562306a36Sopenharmony_ci          - const: microchip,sama7g5-rtt
2662306a36Sopenharmony_ci          - const: microchip,sam9x60-rtt
2762306a36Sopenharmony_ci          - const: atmel,at91sam9260-rtt
2862306a36Sopenharmony_ci
2962306a36Sopenharmony_ci  reg:
3062306a36Sopenharmony_ci    maxItems: 1
3162306a36Sopenharmony_ci
3262306a36Sopenharmony_ci  interrupts:
3362306a36Sopenharmony_ci    maxItems: 1
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_ci  clocks:
3662306a36Sopenharmony_ci    maxItems: 1
3762306a36Sopenharmony_ci
3862306a36Sopenharmony_ci  atmel,rtt-rtc-time-reg:
3962306a36Sopenharmony_ci    $ref: /schemas/types.yaml#/definitions/phandle-array
4062306a36Sopenharmony_ci    items:
4162306a36Sopenharmony_ci      - items:
4262306a36Sopenharmony_ci          - description: Phandle to the GPBR node.
4362306a36Sopenharmony_ci          - description: Offset within the GPBR block.
4462306a36Sopenharmony_ci    description:
4562306a36Sopenharmony_ci      Should encode the GPBR register used to store the time base when the
4662306a36Sopenharmony_ci      RTT is used as an RTC. The first cell should point to the GPBR node
4762306a36Sopenharmony_ci      and the second one encodes the offset within the GPBR block (or in
4862306a36Sopenharmony_ci      other words, the GPBR register used to store the time base).
4962306a36Sopenharmony_ci
5062306a36Sopenharmony_cirequired:
5162306a36Sopenharmony_ci  - compatible
5262306a36Sopenharmony_ci  - reg
5362306a36Sopenharmony_ci  - interrupts
5462306a36Sopenharmony_ci  - clocks
5562306a36Sopenharmony_ci  - atmel,rtt-rtc-time-reg
5662306a36Sopenharmony_ci
5762306a36Sopenharmony_ciunevaluatedProperties: false
5862306a36Sopenharmony_ci
5962306a36Sopenharmony_ciexamples:
6062306a36Sopenharmony_ci  - |
6162306a36Sopenharmony_ci    #include <dt-bindings/interrupt-controller/irq.h>
6262306a36Sopenharmony_ci
6362306a36Sopenharmony_ci    rtc@fffffd20 {
6462306a36Sopenharmony_ci        compatible = "atmel,at91sam9260-rtt";
6562306a36Sopenharmony_ci        reg = <0xfffffd20 0x10>;
6662306a36Sopenharmony_ci        interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
6762306a36Sopenharmony_ci        clocks = <&clk32k>;
6862306a36Sopenharmony_ci        atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
6962306a36Sopenharmony_ci    };
70