162306a36Sopenharmony_ciImagination Pistachio SoC
262306a36Sopenharmony_ci=========================
362306a36Sopenharmony_ci
462306a36Sopenharmony_ciRequired properties:
562306a36Sopenharmony_ci--------------------
662306a36Sopenharmony_ci - compatible: Must include "img,pistachio".
762306a36Sopenharmony_ci
862306a36Sopenharmony_ciCPU nodes:
962306a36Sopenharmony_ci----------
1062306a36Sopenharmony_ciA "cpus" node is required.  Required properties:
1162306a36Sopenharmony_ci - #address-cells: Must be 1.
1262306a36Sopenharmony_ci - #size-cells: Must be 0.
1362306a36Sopenharmony_ciA CPU sub-node is also required for at least CPU 0.  Since the topology may
1462306a36Sopenharmony_cibe probed via CPS, it is not necessary to specify secondary CPUs.  Required
1562306a36Sopenharmony_cipropertis:
1662306a36Sopenharmony_ci - device_type: Must be "cpu".
1762306a36Sopenharmony_ci - compatible: Must be "mti,interaptiv".
1862306a36Sopenharmony_ci - reg: CPU number.
1962306a36Sopenharmony_ci - clocks: Must include the CPU clock.  See ../../clock/clock-bindings.txt for
2062306a36Sopenharmony_ci   details on clock bindings.
2162306a36Sopenharmony_ciExample:
2262306a36Sopenharmony_ci	cpus {
2362306a36Sopenharmony_ci		#address-cells = <1>;
2462306a36Sopenharmony_ci		#size-cells = <0>;
2562306a36Sopenharmony_ci
2662306a36Sopenharmony_ci		cpu0: cpu@0 {
2762306a36Sopenharmony_ci			device_type = "cpu";
2862306a36Sopenharmony_ci			compatible = "mti,interaptiv";
2962306a36Sopenharmony_ci			reg = <0>;
3062306a36Sopenharmony_ci			clocks = <&clk_core CLK_MIPS>;
3162306a36Sopenharmony_ci		};
3262306a36Sopenharmony_ci	};
3362306a36Sopenharmony_ci
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_ciBoot protocol:
3662306a36Sopenharmony_ci--------------
3762306a36Sopenharmony_ciIn accordance with the MIPS UHI specification[1], the bootloader must pass the
3862306a36Sopenharmony_cifollowing arguments to the kernel:
3962306a36Sopenharmony_ci - $a0: -2.
4062306a36Sopenharmony_ci - $a1: KSEG0 address of the flattened device-tree blob.
4162306a36Sopenharmony_ci
4262306a36Sopenharmony_ci[1] http://prplfoundation.org/wiki/MIPS_documentation
43