162306a36Sopenharmony_ci* Altera Arria10 Development Kit System Resource Chip
262306a36Sopenharmony_ci
362306a36Sopenharmony_ciRequired parent device properties:
462306a36Sopenharmony_ci- compatible		: "altr,a10sr"
562306a36Sopenharmony_ci- spi-max-frequency	: Maximum SPI frequency.
662306a36Sopenharmony_ci- reg			: The SPI Chip Select address for the Arria10
762306a36Sopenharmony_ci			  System Resource chip
862306a36Sopenharmony_ci- interrupts		: The interrupt line the device is connected to.
962306a36Sopenharmony_ci- interrupt-controller	: Marks the device node as an interrupt controller.
1062306a36Sopenharmony_ci- #interrupt-cells	: The number of cells to describe an IRQ, should be 2.
1162306a36Sopenharmony_ci			    The first cell is the IRQ number.
1262306a36Sopenharmony_ci			    The second cell is the flags, encoded as trigger
1362306a36Sopenharmony_ci			    masks from ../interrupt-controller/interrupts.txt.
1462306a36Sopenharmony_ci
1562306a36Sopenharmony_ciThe A10SR consists of these sub-devices:
1662306a36Sopenharmony_ci
1762306a36Sopenharmony_ciDevice                   Description
1862306a36Sopenharmony_ci------                   ----------
1962306a36Sopenharmony_cia10sr_gpio               GPIO Controller
2062306a36Sopenharmony_cia10sr_rst                Reset Controller
2162306a36Sopenharmony_ci
2262306a36Sopenharmony_ciArria10 GPIO
2362306a36Sopenharmony_ciRequired Properties:
2462306a36Sopenharmony_ci- compatible        : Should be "altr,a10sr-gpio"
2562306a36Sopenharmony_ci- gpio-controller   : Marks the device node as a GPIO Controller.
2662306a36Sopenharmony_ci- #gpio-cells       : Should be two.  The first cell is the pin number and
2762306a36Sopenharmony_ci                      the second cell is used to specify flags.
2862306a36Sopenharmony_ci                      See ../gpio/gpio.txt for more information.
2962306a36Sopenharmony_ci
3062306a36Sopenharmony_ciArria10 Peripheral PHY Reset
3162306a36Sopenharmony_ciRequired Properties:
3262306a36Sopenharmony_ci- compatible        : Should be "altr,a10sr-reset"
3362306a36Sopenharmony_ci- #reset-cells      : Should be one.
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_ciExample:
3662306a36Sopenharmony_ci
3762306a36Sopenharmony_ci        resource-manager@0 {
3862306a36Sopenharmony_ci		compatible = "altr,a10sr";
3962306a36Sopenharmony_ci		reg = <0>;
4062306a36Sopenharmony_ci		spi-max-frequency = <100000>;
4162306a36Sopenharmony_ci		interrupt-parent = <&portb>;
4262306a36Sopenharmony_ci		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
4362306a36Sopenharmony_ci		interrupt-controller;
4462306a36Sopenharmony_ci		#interrupt-cells = <2>;
4562306a36Sopenharmony_ci
4662306a36Sopenharmony_ci		a10sr_gpio: gpio-controller {
4762306a36Sopenharmony_ci			compatible = "altr,a10sr-gpio";
4862306a36Sopenharmony_ci			gpio-controller;
4962306a36Sopenharmony_ci			#gpio-cells = <2>;
5062306a36Sopenharmony_ci		};
5162306a36Sopenharmony_ci
5262306a36Sopenharmony_ci		a10sr_rst: reset-controller {
5362306a36Sopenharmony_ci			compatible = "altr,a10sr-reset";
5462306a36Sopenharmony_ci			#reset-cells = <1>;
5562306a36Sopenharmony_ci		};
5662306a36Sopenharmony_ci	};
57