162306a36Sopenharmony_ci# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
262306a36Sopenharmony_ci%YAML 1.2
362306a36Sopenharmony_ci---
462306a36Sopenharmony_ci$id: http://devicetree.org/schemas/clock/microchip,sparx5-dpll.yaml#
562306a36Sopenharmony_ci$schema: http://devicetree.org/meta-schemas/core.yaml#
662306a36Sopenharmony_ci
762306a36Sopenharmony_cititle: Microchip Sparx5 DPLL Clock
862306a36Sopenharmony_ci
962306a36Sopenharmony_cimaintainers:
1062306a36Sopenharmony_ci  - Lars Povlsen <lars.povlsen@microchip.com>
1162306a36Sopenharmony_ci
1262306a36Sopenharmony_cidescription: |
1362306a36Sopenharmony_ci  The Sparx5 DPLL clock controller generates and supplies clock to
1462306a36Sopenharmony_ci  various peripherals within the SoC.
1562306a36Sopenharmony_ci
1662306a36Sopenharmony_ciproperties:
1762306a36Sopenharmony_ci  compatible:
1862306a36Sopenharmony_ci    const: microchip,sparx5-dpll
1962306a36Sopenharmony_ci
2062306a36Sopenharmony_ci  reg:
2162306a36Sopenharmony_ci    maxItems: 1
2262306a36Sopenharmony_ci
2362306a36Sopenharmony_ci  clocks:
2462306a36Sopenharmony_ci    maxItems: 1
2562306a36Sopenharmony_ci
2662306a36Sopenharmony_ci  '#clock-cells':
2762306a36Sopenharmony_ci    const: 1
2862306a36Sopenharmony_ci
2962306a36Sopenharmony_cirequired:
3062306a36Sopenharmony_ci  - compatible
3162306a36Sopenharmony_ci  - reg
3262306a36Sopenharmony_ci  - clocks
3362306a36Sopenharmony_ci  - '#clock-cells'
3462306a36Sopenharmony_ci
3562306a36Sopenharmony_ciadditionalProperties: false
3662306a36Sopenharmony_ci
3762306a36Sopenharmony_ciexamples:
3862306a36Sopenharmony_ci  # Clock provider for eMMC:
3962306a36Sopenharmony_ci  - |
4062306a36Sopenharmony_ci    lcpll_clk: lcpll-clk {
4162306a36Sopenharmony_ci        compatible = "fixed-clock";
4262306a36Sopenharmony_ci        #clock-cells = <0>;
4362306a36Sopenharmony_ci        clock-frequency = <2500000000>;
4462306a36Sopenharmony_ci    };
4562306a36Sopenharmony_ci    clks: clock-controller@61110000c {
4662306a36Sopenharmony_ci        compatible = "microchip,sparx5-dpll";
4762306a36Sopenharmony_ci        #clock-cells = <1>;
4862306a36Sopenharmony_ci        clocks = <&lcpll_clk>;
4962306a36Sopenharmony_ci        reg = <0x1110000c 0x24>;
5062306a36Sopenharmony_ci    };
5162306a36Sopenharmony_ci
5262306a36Sopenharmony_ci...
53