1// SPDX-License-Identifier: GPL-2.0-or-later 2/* 3 4 Broadcom B43 wireless driver 5 IEEE 802.11n PHY support 6 7 Copyright (c) 2008 Michael Buesch <m@bues.ch> 8 Copyright (c) 2010-2011 Rafał Miłecki <zajec5@gmail.com> 9 10 11*/ 12 13#include <linux/cordic.h> 14#include <linux/delay.h> 15#include <linux/slab.h> 16#include <linux/types.h> 17 18#include "b43.h" 19#include "phy_n.h" 20#include "tables_nphy.h" 21#include "radio_2055.h" 22#include "radio_2056.h" 23#include "radio_2057.h" 24#include "main.h" 25#include "ppr.h" 26 27struct nphy_txgains { 28 u16 tx_lpf[2]; 29 u16 txgm[2]; 30 u16 pga[2]; 31 u16 pad[2]; 32 u16 ipa[2]; 33}; 34 35struct nphy_iqcal_params { 36 u16 tx_lpf; 37 u16 txgm; 38 u16 pga; 39 u16 pad; 40 u16 ipa; 41 u16 cal_gain; 42 u16 ncorr[5]; 43}; 44 45struct nphy_iq_est { 46 s32 iq0_prod; 47 u32 i0_pwr; 48 u32 q0_pwr; 49 s32 iq1_prod; 50 u32 i1_pwr; 51 u32 q1_pwr; 52}; 53 54enum b43_nphy_rf_sequence { 55 B43_RFSEQ_RX2TX, 56 B43_RFSEQ_TX2RX, 57 B43_RFSEQ_RESET2RX, 58 B43_RFSEQ_UPDATE_GAINH, 59 B43_RFSEQ_UPDATE_GAINL, 60 B43_RFSEQ_UPDATE_GAINU, 61}; 62 63enum n_rf_ctl_over_cmd { 64 N_RF_CTL_OVER_CMD_RXRF_PU = 0, 65 N_RF_CTL_OVER_CMD_RX_PU = 1, 66 N_RF_CTL_OVER_CMD_TX_PU = 2, 67 N_RF_CTL_OVER_CMD_RX_GAIN = 3, 68 N_RF_CTL_OVER_CMD_TX_GAIN = 4, 69}; 70 71enum n_intc_override { 72 N_INTC_OVERRIDE_OFF = 0, 73 N_INTC_OVERRIDE_TRSW = 1, 74 N_INTC_OVERRIDE_PA = 2, 75 N_INTC_OVERRIDE_EXT_LNA_PU = 3, 76 N_INTC_OVERRIDE_EXT_LNA_GAIN = 4, 77}; 78 79enum n_rssi_type { 80 N_RSSI_W1 = 0, 81 N_RSSI_W2, 82 N_RSSI_NB, 83 N_RSSI_IQ, 84 N_RSSI_TSSI_2G, 85 N_RSSI_TSSI_5G, 86 N_RSSI_TBD, 87}; 88 89enum n_rail_type { 90 N_RAIL_I = 0, 91 N_RAIL_Q = 1, 92}; 93 94static inline bool b43_nphy_ipa(struct b43_wldev *dev) 95{ 96 enum nl80211_band band = b43_current_band(dev->wl); 97 return ((dev->phy.n->ipa2g_on && band == NL80211_BAND_2GHZ) || 98 (dev->phy.n->ipa5g_on && band == NL80211_BAND_5GHZ)); 99} 100 101/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxCoreGetState */ 102static u8 b43_nphy_get_rx_core_state(struct b43_wldev *dev) 103{ 104 return (b43_phy_read(dev, B43_NPHY_RFSEQCA) & B43_NPHY_RFSEQCA_RXEN) >> 105 B43_NPHY_RFSEQCA_RXEN_SHIFT; 106} 107 108/************************************************** 109 * RF (just without b43_nphy_rf_ctl_intc_override) 110 **************************************************/ 111 112/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/ForceRFSeq */ 113static void b43_nphy_force_rf_sequence(struct b43_wldev *dev, 114 enum b43_nphy_rf_sequence seq) 115{ 116 static const u16 trigger[] = { 117 [B43_RFSEQ_RX2TX] = B43_NPHY_RFSEQTR_RX2TX, 118 [B43_RFSEQ_TX2RX] = B43_NPHY_RFSEQTR_TX2RX, 119 [B43_RFSEQ_RESET2RX] = B43_NPHY_RFSEQTR_RST2RX, 120 [B43_RFSEQ_UPDATE_GAINH] = B43_NPHY_RFSEQTR_UPGH, 121 [B43_RFSEQ_UPDATE_GAINL] = B43_NPHY_RFSEQTR_UPGL, 122 [B43_RFSEQ_UPDATE_GAINU] = B43_NPHY_RFSEQTR_UPGU, 123 }; 124 int i; 125 u16 seq_mode = b43_phy_read(dev, B43_NPHY_RFSEQMODE); 126 127 B43_WARN_ON(seq >= ARRAY_SIZE(trigger)); 128 129 b43_phy_set(dev, B43_NPHY_RFSEQMODE, 130 B43_NPHY_RFSEQMODE_CAOVER | B43_NPHY_RFSEQMODE_TROVER); 131 b43_phy_set(dev, B43_NPHY_RFSEQTR, trigger[seq]); 132 for (i = 0; i < 200; i++) { 133 if (!(b43_phy_read(dev, B43_NPHY_RFSEQST) & trigger[seq])) 134 goto ok; 135 msleep(1); 136 } 137 b43err(dev->wl, "RF sequence status timeout\n"); 138ok: 139 b43_phy_write(dev, B43_NPHY_RFSEQMODE, seq_mode); 140} 141 142static void b43_nphy_rf_ctl_override_rev19(struct b43_wldev *dev, u16 field, 143 u16 value, u8 core, bool off, 144 u8 override_id) 145{ 146 /* TODO */ 147} 148 149/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RFCtrlOverrideRev7 */ 150static void b43_nphy_rf_ctl_override_rev7(struct b43_wldev *dev, u16 field, 151 u16 value, u8 core, bool off, 152 u8 override) 153{ 154 struct b43_phy *phy = &dev->phy; 155 const struct nphy_rf_control_override_rev7 *e; 156 u16 en_addrs[3][2] = { 157 { 0x0E7, 0x0EC }, { 0x342, 0x343 }, { 0x346, 0x347 } 158 }; 159 u16 en_addr; 160 u16 en_mask = field; 161 u16 val_addr; 162 u8 i; 163 164 if (phy->rev >= 19 || phy->rev < 3) { 165 B43_WARN_ON(1); 166 return; 167 } 168 169 /* Remember: we can get NULL! */ 170 e = b43_nphy_get_rf_ctl_over_rev7(dev, field, override); 171 172 for (i = 0; i < 2; i++) { 173 if (override >= ARRAY_SIZE(en_addrs)) { 174 b43err(dev->wl, "Invalid override value %d\n", override); 175 return; 176 } 177 en_addr = en_addrs[override][i]; 178 179 if (e) 180 val_addr = (i == 0) ? e->val_addr_core0 : e->val_addr_core1; 181 182 if (off) { 183 b43_phy_mask(dev, en_addr, ~en_mask); 184 if (e) /* Do it safer, better than wl */ 185 b43_phy_mask(dev, val_addr, ~e->val_mask); 186 } else { 187 if (!core || (core & (1 << i))) { 188 b43_phy_set(dev, en_addr, en_mask); 189 if (e) 190 b43_phy_maskset(dev, val_addr, ~e->val_mask, (value << e->val_shift)); 191 } 192 } 193 } 194} 195 196/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RFCtrlOverideOneToMany */ 197static void b43_nphy_rf_ctl_override_one_to_many(struct b43_wldev *dev, 198 enum n_rf_ctl_over_cmd cmd, 199 u16 value, u8 core, bool off) 200{ 201 struct b43_phy *phy = &dev->phy; 202 u16 tmp; 203 204 B43_WARN_ON(phy->rev < 7); 205 206 switch (cmd) { 207 case N_RF_CTL_OVER_CMD_RXRF_PU: 208 b43_nphy_rf_ctl_override_rev7(dev, 0x20, value, core, off, 1); 209 b43_nphy_rf_ctl_override_rev7(dev, 0x10, value, core, off, 1); 210 b43_nphy_rf_ctl_override_rev7(dev, 0x08, value, core, off, 1); 211 break; 212 case N_RF_CTL_OVER_CMD_RX_PU: 213 b43_nphy_rf_ctl_override_rev7(dev, 0x4, value, core, off, 1); 214 b43_nphy_rf_ctl_override_rev7(dev, 0x2, value, core, off, 1); 215 b43_nphy_rf_ctl_override_rev7(dev, 0x1, value, core, off, 1); 216 b43_nphy_rf_ctl_override_rev7(dev, 0x2, value, core, off, 2); 217 b43_nphy_rf_ctl_override_rev7(dev, 0x0800, 0, core, off, 1); 218 break; 219 case N_RF_CTL_OVER_CMD_TX_PU: 220 b43_nphy_rf_ctl_override_rev7(dev, 0x4, value, core, off, 0); 221 b43_nphy_rf_ctl_override_rev7(dev, 0x2, value, core, off, 1); 222 b43_nphy_rf_ctl_override_rev7(dev, 0x1, value, core, off, 2); 223 b43_nphy_rf_ctl_override_rev7(dev, 0x0800, 1, core, off, 1); 224 break; 225 case N_RF_CTL_OVER_CMD_RX_GAIN: 226 tmp = value & 0xFF; 227 b43_nphy_rf_ctl_override_rev7(dev, 0x0800, tmp, core, off, 0); 228 tmp = value >> 8; 229 b43_nphy_rf_ctl_override_rev7(dev, 0x6000, tmp, core, off, 0); 230 break; 231 case N_RF_CTL_OVER_CMD_TX_GAIN: 232 tmp = value & 0x7FFF; 233 b43_nphy_rf_ctl_override_rev7(dev, 0x1000, tmp, core, off, 0); 234 tmp = value >> 14; 235 b43_nphy_rf_ctl_override_rev7(dev, 0x4000, tmp, core, off, 0); 236 break; 237 } 238} 239 240/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RFCtrlOverride */ 241static void b43_nphy_rf_ctl_override(struct b43_wldev *dev, u16 field, 242 u16 value, u8 core, bool off) 243{ 244 int i; 245 u8 index = fls(field); 246 u8 addr, en_addr, val_addr; 247 /* we expect only one bit set */ 248 B43_WARN_ON(field & (~(1 << (index - 1)))); 249 250 if (dev->phy.rev >= 3) { 251 const struct nphy_rf_control_override_rev3 *rf_ctrl; 252 for (i = 0; i < 2; i++) { 253 if (index == 0 || index == 16) { 254 b43err(dev->wl, 255 "Unsupported RF Ctrl Override call\n"); 256 return; 257 } 258 259 rf_ctrl = &tbl_rf_control_override_rev3[index - 1]; 260 en_addr = B43_PHY_N((i == 0) ? 261 rf_ctrl->en_addr0 : rf_ctrl->en_addr1); 262 val_addr = B43_PHY_N((i == 0) ? 263 rf_ctrl->val_addr0 : rf_ctrl->val_addr1); 264 265 if (off) { 266 b43_phy_mask(dev, en_addr, ~(field)); 267 b43_phy_mask(dev, val_addr, 268 ~(rf_ctrl->val_mask)); 269 } else { 270 if (core == 0 || ((1 << i) & core)) { 271 b43_phy_set(dev, en_addr, field); 272 b43_phy_maskset(dev, val_addr, 273 ~(rf_ctrl->val_mask), 274 (value << rf_ctrl->val_shift)); 275 } 276 } 277 } 278 } else { 279 const struct nphy_rf_control_override_rev2 *rf_ctrl; 280 if (off) { 281 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, ~(field)); 282 value = 0; 283 } else { 284 b43_phy_set(dev, B43_NPHY_RFCTL_OVER, field); 285 } 286 287 for (i = 0; i < 2; i++) { 288 if (index <= 1 || index == 16) { 289 b43err(dev->wl, 290 "Unsupported RF Ctrl Override call\n"); 291 return; 292 } 293 294 if (index == 2 || index == 10 || 295 (index >= 13 && index <= 15)) { 296 core = 1; 297 } 298 299 rf_ctrl = &tbl_rf_control_override_rev2[index - 2]; 300 addr = B43_PHY_N((i == 0) ? 301 rf_ctrl->addr0 : rf_ctrl->addr1); 302 303 if ((1 << i) & core) 304 b43_phy_maskset(dev, addr, ~(rf_ctrl->bmask), 305 (value << rf_ctrl->shift)); 306 307 b43_phy_set(dev, B43_NPHY_RFCTL_OVER, 0x1); 308 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 309 B43_NPHY_RFCTL_CMD_START); 310 udelay(1); 311 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, 0xFFFE); 312 } 313 } 314} 315 316static void b43_nphy_rf_ctl_intc_override_rev7(struct b43_wldev *dev, 317 enum n_intc_override intc_override, 318 u16 value, u8 core_sel) 319{ 320 u16 reg, tmp, tmp2, val; 321 int core; 322 323 /* TODO: What about rev19+? Revs 3+ and 7+ are a bit similar */ 324 325 for (core = 0; core < 2; core++) { 326 if ((core_sel == 1 && core != 0) || 327 (core_sel == 2 && core != 1)) 328 continue; 329 330 reg = (core == 0) ? B43_NPHY_RFCTL_INTC1 : B43_NPHY_RFCTL_INTC2; 331 332 switch (intc_override) { 333 case N_INTC_OVERRIDE_OFF: 334 b43_phy_write(dev, reg, 0); 335 b43_phy_mask(dev, 0x2ff, ~0x2000); 336 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 337 break; 338 case N_INTC_OVERRIDE_TRSW: 339 b43_phy_maskset(dev, reg, ~0xC0, value << 6); 340 b43_phy_set(dev, reg, 0x400); 341 342 b43_phy_mask(dev, 0x2ff, ~0xC000 & 0xFFFF); 343 b43_phy_set(dev, 0x2ff, 0x2000); 344 b43_phy_set(dev, 0x2ff, 0x0001); 345 break; 346 case N_INTC_OVERRIDE_PA: 347 tmp = 0x0030; 348 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) 349 val = value << 5; 350 else 351 val = value << 4; 352 b43_phy_maskset(dev, reg, ~tmp, val); 353 b43_phy_set(dev, reg, 0x1000); 354 break; 355 case N_INTC_OVERRIDE_EXT_LNA_PU: 356 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 357 tmp = 0x0001; 358 tmp2 = 0x0004; 359 val = value; 360 } else { 361 tmp = 0x0004; 362 tmp2 = 0x0001; 363 val = value << 2; 364 } 365 b43_phy_maskset(dev, reg, ~tmp, val); 366 b43_phy_mask(dev, reg, ~tmp2); 367 break; 368 case N_INTC_OVERRIDE_EXT_LNA_GAIN: 369 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 370 tmp = 0x0002; 371 tmp2 = 0x0008; 372 val = value << 1; 373 } else { 374 tmp = 0x0008; 375 tmp2 = 0x0002; 376 val = value << 3; 377 } 378 b43_phy_maskset(dev, reg, ~tmp, val); 379 b43_phy_mask(dev, reg, ~tmp2); 380 break; 381 } 382 } 383} 384 385/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RFCtrlIntcOverride */ 386static void b43_nphy_rf_ctl_intc_override(struct b43_wldev *dev, 387 enum n_intc_override intc_override, 388 u16 value, u8 core) 389{ 390 u8 i, j; 391 u16 reg, tmp, val; 392 393 if (dev->phy.rev >= 7) { 394 b43_nphy_rf_ctl_intc_override_rev7(dev, intc_override, value, 395 core); 396 return; 397 } 398 399 B43_WARN_ON(dev->phy.rev < 3); 400 401 for (i = 0; i < 2; i++) { 402 if ((core == 1 && i == 1) || (core == 2 && !i)) 403 continue; 404 405 reg = (i == 0) ? 406 B43_NPHY_RFCTL_INTC1 : B43_NPHY_RFCTL_INTC2; 407 b43_phy_set(dev, reg, 0x400); 408 409 switch (intc_override) { 410 case N_INTC_OVERRIDE_OFF: 411 b43_phy_write(dev, reg, 0); 412 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 413 break; 414 case N_INTC_OVERRIDE_TRSW: 415 if (!i) { 416 b43_phy_maskset(dev, B43_NPHY_RFCTL_INTC1, 417 0xFC3F, (value << 6)); 418 b43_phy_maskset(dev, B43_NPHY_TXF_40CO_B1S1, 419 0xFFFE, 1); 420 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 421 B43_NPHY_RFCTL_CMD_START); 422 for (j = 0; j < 100; j++) { 423 if (!(b43_phy_read(dev, B43_NPHY_RFCTL_CMD) & B43_NPHY_RFCTL_CMD_START)) { 424 j = 0; 425 break; 426 } 427 udelay(10); 428 } 429 if (j) 430 b43err(dev->wl, 431 "intc override timeout\n"); 432 b43_phy_mask(dev, B43_NPHY_TXF_40CO_B1S1, 433 0xFFFE); 434 } else { 435 b43_phy_maskset(dev, B43_NPHY_RFCTL_INTC2, 436 0xFC3F, (value << 6)); 437 b43_phy_maskset(dev, B43_NPHY_RFCTL_OVER, 438 0xFFFE, 1); 439 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 440 B43_NPHY_RFCTL_CMD_RXTX); 441 for (j = 0; j < 100; j++) { 442 if (!(b43_phy_read(dev, B43_NPHY_RFCTL_CMD) & B43_NPHY_RFCTL_CMD_RXTX)) { 443 j = 0; 444 break; 445 } 446 udelay(10); 447 } 448 if (j) 449 b43err(dev->wl, 450 "intc override timeout\n"); 451 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, 452 0xFFFE); 453 } 454 break; 455 case N_INTC_OVERRIDE_PA: 456 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 457 tmp = 0x0020; 458 val = value << 5; 459 } else { 460 tmp = 0x0010; 461 val = value << 4; 462 } 463 b43_phy_maskset(dev, reg, ~tmp, val); 464 break; 465 case N_INTC_OVERRIDE_EXT_LNA_PU: 466 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 467 tmp = 0x0001; 468 val = value; 469 } else { 470 tmp = 0x0004; 471 val = value << 2; 472 } 473 b43_phy_maskset(dev, reg, ~tmp, val); 474 break; 475 case N_INTC_OVERRIDE_EXT_LNA_GAIN: 476 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 477 tmp = 0x0002; 478 val = value << 1; 479 } else { 480 tmp = 0x0008; 481 val = value << 3; 482 } 483 b43_phy_maskset(dev, reg, ~tmp, val); 484 break; 485 } 486 } 487} 488 489/************************************************** 490 * Various PHY ops 491 **************************************************/ 492 493/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/clip-detection */ 494static void b43_nphy_write_clip_detection(struct b43_wldev *dev, 495 const u16 *clip_st) 496{ 497 b43_phy_write(dev, B43_NPHY_C1_CLIP1THRES, clip_st[0]); 498 b43_phy_write(dev, B43_NPHY_C2_CLIP1THRES, clip_st[1]); 499} 500 501/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/clip-detection */ 502static void b43_nphy_read_clip_detection(struct b43_wldev *dev, u16 *clip_st) 503{ 504 clip_st[0] = b43_phy_read(dev, B43_NPHY_C1_CLIP1THRES); 505 clip_st[1] = b43_phy_read(dev, B43_NPHY_C2_CLIP1THRES); 506} 507 508/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/classifier */ 509static u16 b43_nphy_classifier(struct b43_wldev *dev, u16 mask, u16 val) 510{ 511 u16 tmp; 512 513 if (dev->dev->core_rev == 16) 514 b43_mac_suspend(dev); 515 516 tmp = b43_phy_read(dev, B43_NPHY_CLASSCTL); 517 tmp &= (B43_NPHY_CLASSCTL_CCKEN | B43_NPHY_CLASSCTL_OFDMEN | 518 B43_NPHY_CLASSCTL_WAITEDEN); 519 tmp &= ~mask; 520 tmp |= (val & mask); 521 b43_phy_maskset(dev, B43_NPHY_CLASSCTL, 0xFFF8, tmp); 522 523 if (dev->dev->core_rev == 16) 524 b43_mac_enable(dev); 525 526 return tmp; 527} 528 529/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/CCA */ 530static void b43_nphy_reset_cca(struct b43_wldev *dev) 531{ 532 u16 bbcfg; 533 534 b43_phy_force_clock(dev, 1); 535 bbcfg = b43_phy_read(dev, B43_NPHY_BBCFG); 536 b43_phy_write(dev, B43_NPHY_BBCFG, bbcfg | B43_NPHY_BBCFG_RSTCCA); 537 udelay(1); 538 b43_phy_write(dev, B43_NPHY_BBCFG, bbcfg & ~B43_NPHY_BBCFG_RSTCCA); 539 b43_phy_force_clock(dev, 0); 540 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 541} 542 543/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/carriersearch */ 544static void b43_nphy_stay_in_carrier_search(struct b43_wldev *dev, bool enable) 545{ 546 struct b43_phy *phy = &dev->phy; 547 struct b43_phy_n *nphy = phy->n; 548 549 if (enable) { 550 static const u16 clip[] = { 0xFFFF, 0xFFFF }; 551 if (nphy->deaf_count++ == 0) { 552 nphy->classifier_state = b43_nphy_classifier(dev, 0, 0); 553 b43_nphy_classifier(dev, 0x7, 554 B43_NPHY_CLASSCTL_WAITEDEN); 555 b43_nphy_read_clip_detection(dev, nphy->clip_state); 556 b43_nphy_write_clip_detection(dev, clip); 557 } 558 b43_nphy_reset_cca(dev); 559 } else { 560 if (--nphy->deaf_count == 0) { 561 b43_nphy_classifier(dev, 0x7, nphy->classifier_state); 562 b43_nphy_write_clip_detection(dev, nphy->clip_state); 563 } 564 } 565} 566 567/* https://bcm-v4.sipsolutions.net/PHY/N/Read_Lpf_Bw_Ctl */ 568static u16 b43_nphy_read_lpf_ctl(struct b43_wldev *dev, u16 offset) 569{ 570 if (!offset) 571 offset = b43_is_40mhz(dev) ? 0x159 : 0x154; 572 return b43_ntab_read(dev, B43_NTAB16(7, offset)) & 0x7; 573} 574 575/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/AdjustLnaGainTbl */ 576static void b43_nphy_adjust_lna_gain_table(struct b43_wldev *dev) 577{ 578 struct b43_phy_n *nphy = dev->phy.n; 579 580 u8 i; 581 s16 tmp; 582 u16 data[4]; 583 s16 gain[2]; 584 u16 minmax[2]; 585 static const s16 lna_gain[4] = { -2, 10, 19, 25 }; 586 587 if (nphy->hang_avoid) 588 b43_nphy_stay_in_carrier_search(dev, 1); 589 590 if (nphy->gain_boost) { 591 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 592 gain[0] = 6; 593 gain[1] = 6; 594 } else { 595 tmp = 40370 - 315 * dev->phy.channel; 596 gain[0] = ((tmp >> 13) + ((tmp >> 12) & 1)); 597 tmp = 23242 - 224 * dev->phy.channel; 598 gain[1] = ((tmp >> 13) + ((tmp >> 12) & 1)); 599 } 600 } else { 601 gain[0] = 0; 602 gain[1] = 0; 603 } 604 605 for (i = 0; i < 2; i++) { 606 if (nphy->elna_gain_config) { 607 data[0] = 19 + gain[i]; 608 data[1] = 25 + gain[i]; 609 data[2] = 25 + gain[i]; 610 data[3] = 25 + gain[i]; 611 } else { 612 data[0] = lna_gain[0] + gain[i]; 613 data[1] = lna_gain[1] + gain[i]; 614 data[2] = lna_gain[2] + gain[i]; 615 data[3] = lna_gain[3] + gain[i]; 616 } 617 b43_ntab_write_bulk(dev, B43_NTAB16(i, 8), 4, data); 618 619 minmax[i] = 23 + gain[i]; 620 } 621 622 b43_phy_maskset(dev, B43_NPHY_C1_MINMAX_GAIN, ~B43_NPHY_C1_MINGAIN, 623 minmax[0] << B43_NPHY_C1_MINGAIN_SHIFT); 624 b43_phy_maskset(dev, B43_NPHY_C2_MINMAX_GAIN, ~B43_NPHY_C2_MINGAIN, 625 minmax[1] << B43_NPHY_C2_MINGAIN_SHIFT); 626 627 if (nphy->hang_avoid) 628 b43_nphy_stay_in_carrier_search(dev, 0); 629} 630 631/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SetRfSeq */ 632static void b43_nphy_set_rf_sequence(struct b43_wldev *dev, u8 cmd, 633 u8 *events, u8 *delays, u8 length) 634{ 635 struct b43_phy_n *nphy = dev->phy.n; 636 u8 i; 637 u8 end = (dev->phy.rev >= 3) ? 0x1F : 0x0F; 638 u16 offset1 = cmd << 4; 639 u16 offset2 = offset1 + 0x80; 640 641 if (nphy->hang_avoid) 642 b43_nphy_stay_in_carrier_search(dev, true); 643 644 b43_ntab_write_bulk(dev, B43_NTAB8(7, offset1), length, events); 645 b43_ntab_write_bulk(dev, B43_NTAB8(7, offset2), length, delays); 646 647 for (i = length; i < 16; i++) { 648 b43_ntab_write(dev, B43_NTAB8(7, offset1 + i), end); 649 b43_ntab_write(dev, B43_NTAB8(7, offset2 + i), 1); 650 } 651 652 if (nphy->hang_avoid) 653 b43_nphy_stay_in_carrier_search(dev, false); 654} 655 656/************************************************** 657 * Radio 0x2057 658 **************************************************/ 659 660static void b43_radio_2057_chantab_upload(struct b43_wldev *dev, 661 const struct b43_nphy_chantabent_rev7 *e_r7, 662 const struct b43_nphy_chantabent_rev7_2g *e_r7_2g) 663{ 664 if (e_r7_2g) { 665 b43_radio_write(dev, R2057_VCOCAL_COUNTVAL0, e_r7_2g->radio_vcocal_countval0); 666 b43_radio_write(dev, R2057_VCOCAL_COUNTVAL1, e_r7_2g->radio_vcocal_countval1); 667 b43_radio_write(dev, R2057_RFPLL_REFMASTER_SPAREXTALSIZE, e_r7_2g->radio_rfpll_refmaster_sparextalsize); 668 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_R1, e_r7_2g->radio_rfpll_loopfilter_r1); 669 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C2, e_r7_2g->radio_rfpll_loopfilter_c2); 670 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C1, e_r7_2g->radio_rfpll_loopfilter_c1); 671 b43_radio_write(dev, R2057_CP_KPD_IDAC, e_r7_2g->radio_cp_kpd_idac); 672 b43_radio_write(dev, R2057_RFPLL_MMD0, e_r7_2g->radio_rfpll_mmd0); 673 b43_radio_write(dev, R2057_RFPLL_MMD1, e_r7_2g->radio_rfpll_mmd1); 674 b43_radio_write(dev, R2057_VCOBUF_TUNE, e_r7_2g->radio_vcobuf_tune); 675 b43_radio_write(dev, R2057_LOGEN_MX2G_TUNE, e_r7_2g->radio_logen_mx2g_tune); 676 b43_radio_write(dev, R2057_LOGEN_INDBUF2G_TUNE, e_r7_2g->radio_logen_indbuf2g_tune); 677 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE0, e_r7_2g->radio_txmix2g_tune_boost_pu_core0); 678 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE0, e_r7_2g->radio_pad2g_tune_pus_core0); 679 b43_radio_write(dev, R2057_LNA2G_TUNE_CORE0, e_r7_2g->radio_lna2g_tune_core0); 680 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE1, e_r7_2g->radio_txmix2g_tune_boost_pu_core1); 681 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE1, e_r7_2g->radio_pad2g_tune_pus_core1); 682 b43_radio_write(dev, R2057_LNA2G_TUNE_CORE1, e_r7_2g->radio_lna2g_tune_core1); 683 684 } else { 685 b43_radio_write(dev, R2057_VCOCAL_COUNTVAL0, e_r7->radio_vcocal_countval0); 686 b43_radio_write(dev, R2057_VCOCAL_COUNTVAL1, e_r7->radio_vcocal_countval1); 687 b43_radio_write(dev, R2057_RFPLL_REFMASTER_SPAREXTALSIZE, e_r7->radio_rfpll_refmaster_sparextalsize); 688 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_R1, e_r7->radio_rfpll_loopfilter_r1); 689 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C2, e_r7->radio_rfpll_loopfilter_c2); 690 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C1, e_r7->radio_rfpll_loopfilter_c1); 691 b43_radio_write(dev, R2057_CP_KPD_IDAC, e_r7->radio_cp_kpd_idac); 692 b43_radio_write(dev, R2057_RFPLL_MMD0, e_r7->radio_rfpll_mmd0); 693 b43_radio_write(dev, R2057_RFPLL_MMD1, e_r7->radio_rfpll_mmd1); 694 b43_radio_write(dev, R2057_VCOBUF_TUNE, e_r7->radio_vcobuf_tune); 695 b43_radio_write(dev, R2057_LOGEN_MX2G_TUNE, e_r7->radio_logen_mx2g_tune); 696 b43_radio_write(dev, R2057_LOGEN_MX5G_TUNE, e_r7->radio_logen_mx5g_tune); 697 b43_radio_write(dev, R2057_LOGEN_INDBUF2G_TUNE, e_r7->radio_logen_indbuf2g_tune); 698 b43_radio_write(dev, R2057_LOGEN_INDBUF5G_TUNE, e_r7->radio_logen_indbuf5g_tune); 699 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE0, e_r7->radio_txmix2g_tune_boost_pu_core0); 700 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE0, e_r7->radio_pad2g_tune_pus_core0); 701 b43_radio_write(dev, R2057_PGA_BOOST_TUNE_CORE0, e_r7->radio_pga_boost_tune_core0); 702 b43_radio_write(dev, R2057_TXMIX5G_BOOST_TUNE_CORE0, e_r7->radio_txmix5g_boost_tune_core0); 703 b43_radio_write(dev, R2057_PAD5G_TUNE_MISC_PUS_CORE0, e_r7->radio_pad5g_tune_misc_pus_core0); 704 b43_radio_write(dev, R2057_LNA2G_TUNE_CORE0, e_r7->radio_lna2g_tune_core0); 705 b43_radio_write(dev, R2057_LNA5G_TUNE_CORE0, e_r7->radio_lna5g_tune_core0); 706 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE1, e_r7->radio_txmix2g_tune_boost_pu_core1); 707 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE1, e_r7->radio_pad2g_tune_pus_core1); 708 b43_radio_write(dev, R2057_PGA_BOOST_TUNE_CORE1, e_r7->radio_pga_boost_tune_core1); 709 b43_radio_write(dev, R2057_TXMIX5G_BOOST_TUNE_CORE1, e_r7->radio_txmix5g_boost_tune_core1); 710 b43_radio_write(dev, R2057_PAD5G_TUNE_MISC_PUS_CORE1, e_r7->radio_pad5g_tune_misc_pus_core1); 711 b43_radio_write(dev, R2057_LNA2G_TUNE_CORE1, e_r7->radio_lna2g_tune_core1); 712 b43_radio_write(dev, R2057_LNA5G_TUNE_CORE1, e_r7->radio_lna5g_tune_core1); 713 } 714} 715 716static void b43_radio_2057_setup(struct b43_wldev *dev, 717 const struct b43_nphy_chantabent_rev7 *tabent_r7, 718 const struct b43_nphy_chantabent_rev7_2g *tabent_r7_2g) 719{ 720 struct b43_phy *phy = &dev->phy; 721 722 b43_radio_2057_chantab_upload(dev, tabent_r7, tabent_r7_2g); 723 724 switch (phy->radio_rev) { 725 case 0 ... 4: 726 case 6: 727 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 728 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_R1, 0x3f); 729 b43_radio_write(dev, R2057_CP_KPD_IDAC, 0x3f); 730 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C1, 0x8); 731 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C2, 0x8); 732 } else { 733 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_R1, 0x1f); 734 b43_radio_write(dev, R2057_CP_KPD_IDAC, 0x3f); 735 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C1, 0x8); 736 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C2, 0x8); 737 } 738 break; 739 case 9: /* e.g. PHY rev 16 */ 740 b43_radio_write(dev, R2057_LOGEN_PTAT_RESETS, 0x20); 741 b43_radio_write(dev, R2057_VCOBUF_IDACS, 0x18); 742 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 743 b43_radio_write(dev, R2057_LOGEN_PTAT_RESETS, 0x38); 744 b43_radio_write(dev, R2057_VCOBUF_IDACS, 0x0f); 745 746 if (b43_is_40mhz(dev)) { 747 /* TODO */ 748 } else { 749 b43_radio_write(dev, 750 R2057_PAD_BIAS_FILTER_BWS_CORE0, 751 0x3c); 752 b43_radio_write(dev, 753 R2057_PAD_BIAS_FILTER_BWS_CORE1, 754 0x3c); 755 } 756 } 757 break; 758 case 14: /* 2 GHz only */ 759 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_R1, 0x1b); 760 b43_radio_write(dev, R2057_CP_KPD_IDAC, 0x3f); 761 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C1, 0x1f); 762 b43_radio_write(dev, R2057_RFPLL_LOOPFILTER_C2, 0x1f); 763 break; 764 } 765 766 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 767 u16 txmix2g_tune_boost_pu = 0; 768 u16 pad2g_tune_pus = 0; 769 770 if (b43_nphy_ipa(dev)) { 771 switch (phy->radio_rev) { 772 case 9: 773 txmix2g_tune_boost_pu = 0x0041; 774 /* TODO */ 775 break; 776 case 14: 777 txmix2g_tune_boost_pu = 0x21; 778 pad2g_tune_pus = 0x23; 779 break; 780 } 781 } 782 783 if (txmix2g_tune_boost_pu) 784 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE0, 785 txmix2g_tune_boost_pu); 786 if (pad2g_tune_pus) 787 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE0, 788 pad2g_tune_pus); 789 if (txmix2g_tune_boost_pu) 790 b43_radio_write(dev, R2057_TXMIX2G_TUNE_BOOST_PU_CORE1, 791 txmix2g_tune_boost_pu); 792 if (pad2g_tune_pus) 793 b43_radio_write(dev, R2057_PAD2G_TUNE_PUS_CORE1, 794 pad2g_tune_pus); 795 } 796 797 usleep_range(50, 100); 798 799 /* VCO calibration */ 800 b43_radio_mask(dev, R2057_RFPLL_MISC_EN, ~0x01); 801 b43_radio_mask(dev, R2057_RFPLL_MISC_CAL_RESETN, ~0x04); 802 b43_radio_set(dev, R2057_RFPLL_MISC_CAL_RESETN, 0x4); 803 b43_radio_set(dev, R2057_RFPLL_MISC_EN, 0x01); 804 usleep_range(300, 600); 805} 806 807/* Calibrate resistors in LPF of PLL? 808 * https://bcm-v4.sipsolutions.net/PHY/radio205x_rcal 809 */ 810static u8 b43_radio_2057_rcal(struct b43_wldev *dev) 811{ 812 struct b43_phy *phy = &dev->phy; 813 u16 saved_regs_phy[12]; 814 u16 saved_regs_phy_rf[6]; 815 u16 saved_regs_radio[2] = { }; 816 static const u16 phy_to_store[] = { 817 B43_NPHY_RFCTL_RSSIO1, B43_NPHY_RFCTL_RSSIO2, 818 B43_NPHY_RFCTL_LUT_TRSW_LO1, B43_NPHY_RFCTL_LUT_TRSW_LO2, 819 B43_NPHY_RFCTL_RXG1, B43_NPHY_RFCTL_RXG2, 820 B43_NPHY_RFCTL_TXG1, B43_NPHY_RFCTL_TXG2, 821 B43_NPHY_REV7_RF_CTL_MISC_REG3, B43_NPHY_REV7_RF_CTL_MISC_REG4, 822 B43_NPHY_REV7_RF_CTL_MISC_REG5, B43_NPHY_REV7_RF_CTL_MISC_REG6, 823 }; 824 static const u16 phy_to_store_rf[] = { 825 B43_NPHY_REV3_RFCTL_OVER0, B43_NPHY_REV3_RFCTL_OVER1, 826 B43_NPHY_REV7_RF_CTL_OVER3, B43_NPHY_REV7_RF_CTL_OVER4, 827 B43_NPHY_REV7_RF_CTL_OVER5, B43_NPHY_REV7_RF_CTL_OVER6, 828 }; 829 u16 tmp; 830 int i; 831 832 /* Save */ 833 for (i = 0; i < ARRAY_SIZE(phy_to_store); i++) 834 saved_regs_phy[i] = b43_phy_read(dev, phy_to_store[i]); 835 for (i = 0; i < ARRAY_SIZE(phy_to_store_rf); i++) 836 saved_regs_phy_rf[i] = b43_phy_read(dev, phy_to_store_rf[i]); 837 838 /* Set */ 839 for (i = 0; i < ARRAY_SIZE(phy_to_store); i++) 840 b43_phy_write(dev, phy_to_store[i], 0); 841 b43_phy_write(dev, B43_NPHY_REV3_RFCTL_OVER0, 0x07ff); 842 b43_phy_write(dev, B43_NPHY_REV3_RFCTL_OVER1, 0x07ff); 843 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER3, 0x07ff); 844 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER4, 0x07ff); 845 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER5, 0x007f); 846 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER6, 0x007f); 847 848 switch (phy->radio_rev) { 849 case 5: 850 b43_phy_mask(dev, B43_NPHY_REV7_RF_CTL_OVER3, ~0x2); 851 udelay(10); 852 b43_radio_set(dev, R2057_IQTEST_SEL_PU, 0x1); 853 b43_radio_maskset(dev, R2057v7_IQTEST_SEL_PU2, ~0x2, 0x1); 854 break; 855 case 9: 856 b43_phy_set(dev, B43_NPHY_REV7_RF_CTL_OVER3, 0x2); 857 b43_phy_set(dev, B43_NPHY_REV7_RF_CTL_MISC_REG3, 0x2); 858 saved_regs_radio[0] = b43_radio_read(dev, R2057_IQTEST_SEL_PU); 859 b43_radio_write(dev, R2057_IQTEST_SEL_PU, 0x11); 860 break; 861 case 14: 862 saved_regs_radio[0] = b43_radio_read(dev, R2057_IQTEST_SEL_PU); 863 saved_regs_radio[1] = b43_radio_read(dev, R2057v7_IQTEST_SEL_PU2); 864 b43_phy_set(dev, B43_NPHY_REV7_RF_CTL_MISC_REG3, 0x2); 865 b43_phy_set(dev, B43_NPHY_REV7_RF_CTL_OVER3, 0x2); 866 b43_radio_write(dev, R2057v7_IQTEST_SEL_PU2, 0x2); 867 b43_radio_write(dev, R2057_IQTEST_SEL_PU, 0x1); 868 break; 869 } 870 871 /* Enable */ 872 b43_radio_set(dev, R2057_RCAL_CONFIG, 0x1); 873 udelay(10); 874 875 /* Start */ 876 b43_radio_set(dev, R2057_RCAL_CONFIG, 0x2); 877 usleep_range(100, 200); 878 879 /* Stop */ 880 b43_radio_mask(dev, R2057_RCAL_CONFIG, ~0x2); 881 882 /* Wait and check for result */ 883 if (!b43_radio_wait_value(dev, R2057_RCAL_STATUS, 1, 1, 100, 1000000)) { 884 b43err(dev->wl, "Radio 0x2057 rcal timeout\n"); 885 return 0; 886 } 887 tmp = b43_radio_read(dev, R2057_RCAL_STATUS) & 0x3E; 888 889 /* Disable */ 890 b43_radio_mask(dev, R2057_RCAL_CONFIG, ~0x1); 891 892 /* Restore */ 893 for (i = 0; i < ARRAY_SIZE(phy_to_store_rf); i++) 894 b43_phy_write(dev, phy_to_store_rf[i], saved_regs_phy_rf[i]); 895 for (i = 0; i < ARRAY_SIZE(phy_to_store); i++) 896 b43_phy_write(dev, phy_to_store[i], saved_regs_phy[i]); 897 898 switch (phy->radio_rev) { 899 case 0 ... 4: 900 case 6: 901 b43_radio_maskset(dev, R2057_TEMPSENSE_CONFIG, ~0x3C, tmp); 902 b43_radio_maskset(dev, R2057_BANDGAP_RCAL_TRIM, ~0xF0, 903 tmp << 2); 904 break; 905 case 5: 906 b43_radio_mask(dev, R2057_IPA2G_CASCONV_CORE0, ~0x1); 907 b43_radio_mask(dev, R2057v7_IQTEST_SEL_PU2, ~0x2); 908 break; 909 case 9: 910 b43_radio_write(dev, R2057_IQTEST_SEL_PU, saved_regs_radio[0]); 911 break; 912 case 14: 913 b43_radio_write(dev, R2057_IQTEST_SEL_PU, saved_regs_radio[0]); 914 b43_radio_write(dev, R2057v7_IQTEST_SEL_PU2, saved_regs_radio[1]); 915 break; 916 } 917 918 return tmp & 0x3e; 919} 920 921/* Calibrate the internal RC oscillator? 922 * https://bcm-v4.sipsolutions.net/PHY/radio2057_rccal 923 */ 924static u16 b43_radio_2057_rccal(struct b43_wldev *dev) 925{ 926 struct b43_phy *phy = &dev->phy; 927 bool special = (phy->radio_rev == 3 || phy->radio_rev == 4 || 928 phy->radio_rev == 6); 929 u16 tmp; 930 931 /* Setup cal */ 932 if (special) { 933 b43_radio_write(dev, R2057_RCCAL_MASTER, 0x61); 934 b43_radio_write(dev, R2057_RCCAL_TRC0, 0xC0); 935 } else { 936 b43_radio_write(dev, R2057v7_RCCAL_MASTER, 0x61); 937 b43_radio_write(dev, R2057_RCCAL_TRC0, 0xE9); 938 } 939 b43_radio_write(dev, R2057_RCCAL_X1, 0x6E); 940 941 /* Start, wait, stop */ 942 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x55); 943 if (!b43_radio_wait_value(dev, R2057_RCCAL_DONE_OSCCAP, 2, 2, 500, 944 5000000)) 945 b43dbg(dev->wl, "Radio 0x2057 rccal timeout\n"); 946 usleep_range(35, 70); 947 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x15); 948 usleep_range(70, 140); 949 950 /* Setup cal */ 951 if (special) { 952 b43_radio_write(dev, R2057_RCCAL_MASTER, 0x69); 953 b43_radio_write(dev, R2057_RCCAL_TRC0, 0xB0); 954 } else { 955 b43_radio_write(dev, R2057v7_RCCAL_MASTER, 0x69); 956 b43_radio_write(dev, R2057_RCCAL_TRC0, 0xD5); 957 } 958 b43_radio_write(dev, R2057_RCCAL_X1, 0x6E); 959 960 /* Start, wait, stop */ 961 usleep_range(35, 70); 962 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x55); 963 usleep_range(70, 140); 964 if (!b43_radio_wait_value(dev, R2057_RCCAL_DONE_OSCCAP, 2, 2, 500, 965 5000000)) 966 b43dbg(dev->wl, "Radio 0x2057 rccal timeout\n"); 967 usleep_range(35, 70); 968 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x15); 969 usleep_range(70, 140); 970 971 /* Setup cal */ 972 if (special) { 973 b43_radio_write(dev, R2057_RCCAL_MASTER, 0x73); 974 b43_radio_write(dev, R2057_RCCAL_X1, 0x28); 975 b43_radio_write(dev, R2057_RCCAL_TRC0, 0xB0); 976 } else { 977 b43_radio_write(dev, R2057v7_RCCAL_MASTER, 0x73); 978 b43_radio_write(dev, R2057_RCCAL_X1, 0x6E); 979 b43_radio_write(dev, R2057_RCCAL_TRC0, 0x99); 980 } 981 982 /* Start, wait, stop */ 983 usleep_range(35, 70); 984 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x55); 985 usleep_range(70, 140); 986 if (!b43_radio_wait_value(dev, R2057_RCCAL_DONE_OSCCAP, 2, 2, 500, 987 5000000)) { 988 b43err(dev->wl, "Radio 0x2057 rcal timeout\n"); 989 return 0; 990 } 991 tmp = b43_radio_read(dev, R2057_RCCAL_DONE_OSCCAP); 992 usleep_range(35, 70); 993 b43_radio_write(dev, R2057_RCCAL_START_R1_Q1_P1, 0x15); 994 usleep_range(70, 140); 995 996 if (special) 997 b43_radio_mask(dev, R2057_RCCAL_MASTER, ~0x1); 998 else 999 b43_radio_mask(dev, R2057v7_RCCAL_MASTER, ~0x1); 1000 1001 return tmp; 1002} 1003 1004static void b43_radio_2057_init_pre(struct b43_wldev *dev) 1005{ 1006 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, ~B43_NPHY_RFCTL_CMD_CHIP0PU); 1007 /* Maybe wl meant to reset and set (order?) RFCTL_CMD_OEPORFORCE? */ 1008 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, B43_NPHY_RFCTL_CMD_OEPORFORCE); 1009 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, ~B43_NPHY_RFCTL_CMD_OEPORFORCE); 1010 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, B43_NPHY_RFCTL_CMD_CHIP0PU); 1011} 1012 1013static void b43_radio_2057_init_post(struct b43_wldev *dev) 1014{ 1015 b43_radio_set(dev, R2057_XTALPUOVR_PINCTRL, 0x1); 1016 1017 if (0) /* FIXME: Is this BCM43217 specific? */ 1018 b43_radio_set(dev, R2057_XTALPUOVR_PINCTRL, 0x2); 1019 1020 b43_radio_set(dev, R2057_RFPLL_MISC_CAL_RESETN, 0x78); 1021 b43_radio_set(dev, R2057_XTAL_CONFIG2, 0x80); 1022 usleep_range(2000, 3000); 1023 b43_radio_mask(dev, R2057_RFPLL_MISC_CAL_RESETN, ~0x78); 1024 b43_radio_mask(dev, R2057_XTAL_CONFIG2, ~0x80); 1025 1026 if (dev->phy.do_full_init) { 1027 b43_radio_2057_rcal(dev); 1028 b43_radio_2057_rccal(dev); 1029 } 1030 b43_radio_mask(dev, R2057_RFPLL_MASTER, ~0x8); 1031} 1032 1033/* https://bcm-v4.sipsolutions.net/802.11/Radio/2057/Init */ 1034static void b43_radio_2057_init(struct b43_wldev *dev) 1035{ 1036 b43_radio_2057_init_pre(dev); 1037 r2057_upload_inittabs(dev); 1038 b43_radio_2057_init_post(dev); 1039} 1040 1041/************************************************** 1042 * Radio 0x2056 1043 **************************************************/ 1044 1045static void b43_chantab_radio_2056_upload(struct b43_wldev *dev, 1046 const struct b43_nphy_channeltab_entry_rev3 *e) 1047{ 1048 b43_radio_write(dev, B2056_SYN_PLL_VCOCAL1, e->radio_syn_pll_vcocal1); 1049 b43_radio_write(dev, B2056_SYN_PLL_VCOCAL2, e->radio_syn_pll_vcocal2); 1050 b43_radio_write(dev, B2056_SYN_PLL_REFDIV, e->radio_syn_pll_refdiv); 1051 b43_radio_write(dev, B2056_SYN_PLL_MMD2, e->radio_syn_pll_mmd2); 1052 b43_radio_write(dev, B2056_SYN_PLL_MMD1, e->radio_syn_pll_mmd1); 1053 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER1, 1054 e->radio_syn_pll_loopfilter1); 1055 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER2, 1056 e->radio_syn_pll_loopfilter2); 1057 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER3, 1058 e->radio_syn_pll_loopfilter3); 1059 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER4, 1060 e->radio_syn_pll_loopfilter4); 1061 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER5, 1062 e->radio_syn_pll_loopfilter5); 1063 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR27, 1064 e->radio_syn_reserved_addr27); 1065 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR28, 1066 e->radio_syn_reserved_addr28); 1067 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR29, 1068 e->radio_syn_reserved_addr29); 1069 b43_radio_write(dev, B2056_SYN_LOGEN_VCOBUF1, 1070 e->radio_syn_logen_vcobuf1); 1071 b43_radio_write(dev, B2056_SYN_LOGEN_MIXER2, e->radio_syn_logen_mixer2); 1072 b43_radio_write(dev, B2056_SYN_LOGEN_BUF3, e->radio_syn_logen_buf3); 1073 b43_radio_write(dev, B2056_SYN_LOGEN_BUF4, e->radio_syn_logen_buf4); 1074 1075 b43_radio_write(dev, B2056_RX0 | B2056_RX_LNAA_TUNE, 1076 e->radio_rx0_lnaa_tune); 1077 b43_radio_write(dev, B2056_RX0 | B2056_RX_LNAG_TUNE, 1078 e->radio_rx0_lnag_tune); 1079 1080 b43_radio_write(dev, B2056_TX0 | B2056_TX_INTPAA_BOOST_TUNE, 1081 e->radio_tx0_intpaa_boost_tune); 1082 b43_radio_write(dev, B2056_TX0 | B2056_TX_INTPAG_BOOST_TUNE, 1083 e->radio_tx0_intpag_boost_tune); 1084 b43_radio_write(dev, B2056_TX0 | B2056_TX_PADA_BOOST_TUNE, 1085 e->radio_tx0_pada_boost_tune); 1086 b43_radio_write(dev, B2056_TX0 | B2056_TX_PADG_BOOST_TUNE, 1087 e->radio_tx0_padg_boost_tune); 1088 b43_radio_write(dev, B2056_TX0 | B2056_TX_PGAA_BOOST_TUNE, 1089 e->radio_tx0_pgaa_boost_tune); 1090 b43_radio_write(dev, B2056_TX0 | B2056_TX_PGAG_BOOST_TUNE, 1091 e->radio_tx0_pgag_boost_tune); 1092 b43_radio_write(dev, B2056_TX0 | B2056_TX_MIXA_BOOST_TUNE, 1093 e->radio_tx0_mixa_boost_tune); 1094 b43_radio_write(dev, B2056_TX0 | B2056_TX_MIXG_BOOST_TUNE, 1095 e->radio_tx0_mixg_boost_tune); 1096 1097 b43_radio_write(dev, B2056_RX1 | B2056_RX_LNAA_TUNE, 1098 e->radio_rx1_lnaa_tune); 1099 b43_radio_write(dev, B2056_RX1 | B2056_RX_LNAG_TUNE, 1100 e->radio_rx1_lnag_tune); 1101 1102 b43_radio_write(dev, B2056_TX1 | B2056_TX_INTPAA_BOOST_TUNE, 1103 e->radio_tx1_intpaa_boost_tune); 1104 b43_radio_write(dev, B2056_TX1 | B2056_TX_INTPAG_BOOST_TUNE, 1105 e->radio_tx1_intpag_boost_tune); 1106 b43_radio_write(dev, B2056_TX1 | B2056_TX_PADA_BOOST_TUNE, 1107 e->radio_tx1_pada_boost_tune); 1108 b43_radio_write(dev, B2056_TX1 | B2056_TX_PADG_BOOST_TUNE, 1109 e->radio_tx1_padg_boost_tune); 1110 b43_radio_write(dev, B2056_TX1 | B2056_TX_PGAA_BOOST_TUNE, 1111 e->radio_tx1_pgaa_boost_tune); 1112 b43_radio_write(dev, B2056_TX1 | B2056_TX_PGAG_BOOST_TUNE, 1113 e->radio_tx1_pgag_boost_tune); 1114 b43_radio_write(dev, B2056_TX1 | B2056_TX_MIXA_BOOST_TUNE, 1115 e->radio_tx1_mixa_boost_tune); 1116 b43_radio_write(dev, B2056_TX1 | B2056_TX_MIXG_BOOST_TUNE, 1117 e->radio_tx1_mixg_boost_tune); 1118} 1119 1120/* https://bcm-v4.sipsolutions.net/802.11/PHY/Radio/2056Setup */ 1121static void b43_radio_2056_setup(struct b43_wldev *dev, 1122 const struct b43_nphy_channeltab_entry_rev3 *e) 1123{ 1124 struct b43_phy *phy = &dev->phy; 1125 struct ssb_sprom *sprom = dev->dev->bus_sprom; 1126 enum nl80211_band band = b43_current_band(dev->wl); 1127 u16 offset; 1128 u8 i; 1129 u16 bias, cbias; 1130 u16 pag_boost, padg_boost, pgag_boost, mixg_boost; 1131 u16 paa_boost, pada_boost, pgaa_boost, mixa_boost; 1132 bool is_pkg_fab_smic; 1133 1134 B43_WARN_ON(dev->phy.rev < 3); 1135 1136 is_pkg_fab_smic = 1137 ((dev->dev->chip_id == BCMA_CHIP_ID_BCM43224 || 1138 dev->dev->chip_id == BCMA_CHIP_ID_BCM43225 || 1139 dev->dev->chip_id == BCMA_CHIP_ID_BCM43421) && 1140 dev->dev->chip_pkg == BCMA_PKG_ID_BCM43224_FAB_SMIC); 1141 1142 b43_chantab_radio_2056_upload(dev, e); 1143 b2056_upload_syn_pll_cp2(dev, band == NL80211_BAND_5GHZ); 1144 1145 if (sprom->boardflags2_lo & B43_BFL2_GPLL_WAR && 1146 b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 1147 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER1, 0x1F); 1148 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER2, 0x1F); 1149 if (dev->dev->chip_id == BCMA_CHIP_ID_BCM4716 || 1150 dev->dev->chip_id == BCMA_CHIP_ID_BCM47162) { 1151 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER4, 0x14); 1152 b43_radio_write(dev, B2056_SYN_PLL_CP2, 0); 1153 } else { 1154 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER4, 0x0B); 1155 b43_radio_write(dev, B2056_SYN_PLL_CP2, 0x14); 1156 } 1157 } 1158 if (sprom->boardflags2_hi & B43_BFH2_GPLL_WAR2 && 1159 b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 1160 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER1, 0x1f); 1161 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER2, 0x1f); 1162 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER4, 0x0b); 1163 b43_radio_write(dev, B2056_SYN_PLL_CP2, 0x20); 1164 } 1165 if (sprom->boardflags2_lo & B43_BFL2_APLL_WAR && 1166 b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 1167 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER1, 0x1F); 1168 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER2, 0x1F); 1169 b43_radio_write(dev, B2056_SYN_PLL_LOOPFILTER4, 0x05); 1170 b43_radio_write(dev, B2056_SYN_PLL_CP2, 0x0C); 1171 } 1172 1173 if (dev->phy.n->ipa2g_on && band == NL80211_BAND_2GHZ) { 1174 for (i = 0; i < 2; i++) { 1175 offset = i ? B2056_TX1 : B2056_TX0; 1176 if (dev->phy.rev >= 5) { 1177 b43_radio_write(dev, 1178 offset | B2056_TX_PADG_IDAC, 0xcc); 1179 1180 if (dev->dev->chip_id == BCMA_CHIP_ID_BCM4716 || 1181 dev->dev->chip_id == BCMA_CHIP_ID_BCM47162) { 1182 bias = 0x40; 1183 cbias = 0x45; 1184 pag_boost = 0x5; 1185 pgag_boost = 0x33; 1186 mixg_boost = 0x55; 1187 } else { 1188 bias = 0x25; 1189 cbias = 0x20; 1190 if (is_pkg_fab_smic) { 1191 bias = 0x2a; 1192 cbias = 0x38; 1193 } 1194 pag_boost = 0x4; 1195 pgag_boost = 0x03; 1196 mixg_boost = 0x65; 1197 } 1198 padg_boost = 0x77; 1199 1200 b43_radio_write(dev, 1201 offset | B2056_TX_INTPAG_IMAIN_STAT, 1202 bias); 1203 b43_radio_write(dev, 1204 offset | B2056_TX_INTPAG_IAUX_STAT, 1205 bias); 1206 b43_radio_write(dev, 1207 offset | B2056_TX_INTPAG_CASCBIAS, 1208 cbias); 1209 b43_radio_write(dev, 1210 offset | B2056_TX_INTPAG_BOOST_TUNE, 1211 pag_boost); 1212 b43_radio_write(dev, 1213 offset | B2056_TX_PGAG_BOOST_TUNE, 1214 pgag_boost); 1215 b43_radio_write(dev, 1216 offset | B2056_TX_PADG_BOOST_TUNE, 1217 padg_boost); 1218 b43_radio_write(dev, 1219 offset | B2056_TX_MIXG_BOOST_TUNE, 1220 mixg_boost); 1221 } else { 1222 bias = b43_is_40mhz(dev) ? 0x40 : 0x20; 1223 b43_radio_write(dev, 1224 offset | B2056_TX_INTPAG_IMAIN_STAT, 1225 bias); 1226 b43_radio_write(dev, 1227 offset | B2056_TX_INTPAG_IAUX_STAT, 1228 bias); 1229 b43_radio_write(dev, 1230 offset | B2056_TX_INTPAG_CASCBIAS, 1231 0x30); 1232 } 1233 b43_radio_write(dev, offset | B2056_TX_PA_SPARE1, 0xee); 1234 } 1235 } else if (dev->phy.n->ipa5g_on && band == NL80211_BAND_5GHZ) { 1236 u16 freq = phy->chandef->chan->center_freq; 1237 if (freq < 5100) { 1238 paa_boost = 0xA; 1239 pada_boost = 0x77; 1240 pgaa_boost = 0xF; 1241 mixa_boost = 0xF; 1242 } else if (freq < 5340) { 1243 paa_boost = 0x8; 1244 pada_boost = 0x77; 1245 pgaa_boost = 0xFB; 1246 mixa_boost = 0xF; 1247 } else if (freq < 5650) { 1248 paa_boost = 0x0; 1249 pada_boost = 0x77; 1250 pgaa_boost = 0xB; 1251 mixa_boost = 0xF; 1252 } else { 1253 paa_boost = 0x0; 1254 pada_boost = 0x77; 1255 if (freq != 5825) 1256 pgaa_boost = -(freq - 18) / 36 + 168; 1257 else 1258 pgaa_boost = 6; 1259 mixa_boost = 0xF; 1260 } 1261 1262 cbias = is_pkg_fab_smic ? 0x35 : 0x30; 1263 1264 for (i = 0; i < 2; i++) { 1265 offset = i ? B2056_TX1 : B2056_TX0; 1266 1267 b43_radio_write(dev, 1268 offset | B2056_TX_INTPAA_BOOST_TUNE, paa_boost); 1269 b43_radio_write(dev, 1270 offset | B2056_TX_PADA_BOOST_TUNE, pada_boost); 1271 b43_radio_write(dev, 1272 offset | B2056_TX_PGAA_BOOST_TUNE, pgaa_boost); 1273 b43_radio_write(dev, 1274 offset | B2056_TX_MIXA_BOOST_TUNE, mixa_boost); 1275 b43_radio_write(dev, 1276 offset | B2056_TX_TXSPARE1, 0x30); 1277 b43_radio_write(dev, 1278 offset | B2056_TX_PA_SPARE2, 0xee); 1279 b43_radio_write(dev, 1280 offset | B2056_TX_PADA_CASCBIAS, 0x03); 1281 b43_radio_write(dev, 1282 offset | B2056_TX_INTPAA_IAUX_STAT, 0x30); 1283 b43_radio_write(dev, 1284 offset | B2056_TX_INTPAA_IMAIN_STAT, 0x30); 1285 b43_radio_write(dev, 1286 offset | B2056_TX_INTPAA_CASCBIAS, cbias); 1287 } 1288 } 1289 1290 udelay(50); 1291 /* VCO calibration */ 1292 b43_radio_write(dev, B2056_SYN_PLL_VCOCAL12, 0x00); 1293 b43_radio_write(dev, B2056_TX_INTPAA_PA_MISC, 0x38); 1294 b43_radio_write(dev, B2056_TX_INTPAA_PA_MISC, 0x18); 1295 b43_radio_write(dev, B2056_TX_INTPAA_PA_MISC, 0x38); 1296 b43_radio_write(dev, B2056_TX_INTPAA_PA_MISC, 0x39); 1297 udelay(300); 1298} 1299 1300static u8 b43_radio_2056_rcal(struct b43_wldev *dev) 1301{ 1302 struct b43_phy *phy = &dev->phy; 1303 u16 mast2, tmp; 1304 1305 if (phy->rev != 3) 1306 return 0; 1307 1308 mast2 = b43_radio_read(dev, B2056_SYN_PLL_MAST2); 1309 b43_radio_write(dev, B2056_SYN_PLL_MAST2, mast2 | 0x7); 1310 1311 udelay(10); 1312 b43_radio_write(dev, B2056_SYN_RCAL_MASTER, 0x01); 1313 udelay(10); 1314 b43_radio_write(dev, B2056_SYN_RCAL_MASTER, 0x09); 1315 1316 if (!b43_radio_wait_value(dev, B2056_SYN_RCAL_CODE_OUT, 0x80, 0x80, 100, 1317 1000000)) { 1318 b43err(dev->wl, "Radio recalibration timeout\n"); 1319 return 0; 1320 } 1321 1322 b43_radio_write(dev, B2056_SYN_RCAL_MASTER, 0x01); 1323 tmp = b43_radio_read(dev, B2056_SYN_RCAL_CODE_OUT); 1324 b43_radio_write(dev, B2056_SYN_RCAL_MASTER, 0x00); 1325 1326 b43_radio_write(dev, B2056_SYN_PLL_MAST2, mast2); 1327 1328 return tmp & 0x1f; 1329} 1330 1331static void b43_radio_init2056_pre(struct b43_wldev *dev) 1332{ 1333 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 1334 ~B43_NPHY_RFCTL_CMD_CHIP0PU); 1335 /* Maybe wl meant to reset and set (order?) RFCTL_CMD_OEPORFORCE? */ 1336 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 1337 B43_NPHY_RFCTL_CMD_OEPORFORCE); 1338 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 1339 ~B43_NPHY_RFCTL_CMD_OEPORFORCE); 1340 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 1341 B43_NPHY_RFCTL_CMD_CHIP0PU); 1342} 1343 1344static void b43_radio_init2056_post(struct b43_wldev *dev) 1345{ 1346 b43_radio_set(dev, B2056_SYN_COM_CTRL, 0xB); 1347 b43_radio_set(dev, B2056_SYN_COM_PU, 0x2); 1348 b43_radio_set(dev, B2056_SYN_COM_RESET, 0x2); 1349 msleep(1); 1350 b43_radio_mask(dev, B2056_SYN_COM_RESET, ~0x2); 1351 b43_radio_mask(dev, B2056_SYN_PLL_MAST2, ~0xFC); 1352 b43_radio_mask(dev, B2056_SYN_RCCAL_CTRL0, ~0x1); 1353 if (dev->phy.do_full_init) 1354 b43_radio_2056_rcal(dev); 1355} 1356 1357/* 1358 * Initialize a Broadcom 2056 N-radio 1359 * https://bcm-v4.sipsolutions.net/802.11/Radio/2056/Init 1360 */ 1361static void b43_radio_init2056(struct b43_wldev *dev) 1362{ 1363 b43_radio_init2056_pre(dev); 1364 b2056_upload_inittabs(dev, 0, 0); 1365 b43_radio_init2056_post(dev); 1366} 1367 1368/************************************************** 1369 * Radio 0x2055 1370 **************************************************/ 1371 1372static void b43_chantab_radio_upload(struct b43_wldev *dev, 1373 const struct b43_nphy_channeltab_entry_rev2 *e) 1374{ 1375 b43_radio_write(dev, B2055_PLL_REF, e->radio_pll_ref); 1376 b43_radio_write(dev, B2055_RF_PLLMOD0, e->radio_rf_pllmod0); 1377 b43_radio_write(dev, B2055_RF_PLLMOD1, e->radio_rf_pllmod1); 1378 b43_radio_write(dev, B2055_VCO_CAPTAIL, e->radio_vco_captail); 1379 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1380 1381 b43_radio_write(dev, B2055_VCO_CAL1, e->radio_vco_cal1); 1382 b43_radio_write(dev, B2055_VCO_CAL2, e->radio_vco_cal2); 1383 b43_radio_write(dev, B2055_PLL_LFC1, e->radio_pll_lfc1); 1384 b43_radio_write(dev, B2055_PLL_LFR1, e->radio_pll_lfr1); 1385 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1386 1387 b43_radio_write(dev, B2055_PLL_LFC2, e->radio_pll_lfc2); 1388 b43_radio_write(dev, B2055_LGBUF_CENBUF, e->radio_lgbuf_cenbuf); 1389 b43_radio_write(dev, B2055_LGEN_TUNE1, e->radio_lgen_tune1); 1390 b43_radio_write(dev, B2055_LGEN_TUNE2, e->radio_lgen_tune2); 1391 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1392 1393 b43_radio_write(dev, B2055_C1_LGBUF_ATUNE, e->radio_c1_lgbuf_atune); 1394 b43_radio_write(dev, B2055_C1_LGBUF_GTUNE, e->radio_c1_lgbuf_gtune); 1395 b43_radio_write(dev, B2055_C1_RX_RFR1, e->radio_c1_rx_rfr1); 1396 b43_radio_write(dev, B2055_C1_TX_PGAPADTN, e->radio_c1_tx_pgapadtn); 1397 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1398 1399 b43_radio_write(dev, B2055_C1_TX_MXBGTRIM, e->radio_c1_tx_mxbgtrim); 1400 b43_radio_write(dev, B2055_C2_LGBUF_ATUNE, e->radio_c2_lgbuf_atune); 1401 b43_radio_write(dev, B2055_C2_LGBUF_GTUNE, e->radio_c2_lgbuf_gtune); 1402 b43_radio_write(dev, B2055_C2_RX_RFR1, e->radio_c2_rx_rfr1); 1403 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1404 1405 b43_radio_write(dev, B2055_C2_TX_PGAPADTN, e->radio_c2_tx_pgapadtn); 1406 b43_radio_write(dev, B2055_C2_TX_MXBGTRIM, e->radio_c2_tx_mxbgtrim); 1407} 1408 1409/* https://bcm-v4.sipsolutions.net/802.11/PHY/Radio/2055Setup */ 1410static void b43_radio_2055_setup(struct b43_wldev *dev, 1411 const struct b43_nphy_channeltab_entry_rev2 *e) 1412{ 1413 B43_WARN_ON(dev->phy.rev >= 3); 1414 1415 b43_chantab_radio_upload(dev, e); 1416 udelay(50); 1417 b43_radio_write(dev, B2055_VCO_CAL10, 0x05); 1418 b43_radio_write(dev, B2055_VCO_CAL10, 0x45); 1419 b43_read32(dev, B43_MMIO_MACCTL); /* flush writes */ 1420 b43_radio_write(dev, B2055_VCO_CAL10, 0x65); 1421 udelay(300); 1422} 1423 1424static void b43_radio_init2055_pre(struct b43_wldev *dev) 1425{ 1426 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 1427 ~B43_NPHY_RFCTL_CMD_PORFORCE); 1428 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 1429 B43_NPHY_RFCTL_CMD_CHIP0PU | 1430 B43_NPHY_RFCTL_CMD_OEPORFORCE); 1431 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 1432 B43_NPHY_RFCTL_CMD_PORFORCE); 1433} 1434 1435static void b43_radio_init2055_post(struct b43_wldev *dev) 1436{ 1437 struct b43_phy_n *nphy = dev->phy.n; 1438 struct ssb_sprom *sprom = dev->dev->bus_sprom; 1439 bool workaround = false; 1440 1441 if (sprom->revision < 4) 1442 workaround = (dev->dev->board_vendor != PCI_VENDOR_ID_BROADCOM 1443 && dev->dev->board_type == SSB_BOARD_CB2_4321 1444 && dev->dev->board_rev >= 0x41); 1445 else 1446 workaround = 1447 !(sprom->boardflags2_lo & B43_BFL2_RXBB_INT_REG_DIS); 1448 1449 b43_radio_mask(dev, B2055_MASTER1, 0xFFF3); 1450 if (workaround) { 1451 b43_radio_mask(dev, B2055_C1_RX_BB_REG, 0x7F); 1452 b43_radio_mask(dev, B2055_C2_RX_BB_REG, 0x7F); 1453 } 1454 b43_radio_maskset(dev, B2055_RRCCAL_NOPTSEL, 0xFFC0, 0x2C); 1455 b43_radio_write(dev, B2055_CAL_MISC, 0x3C); 1456 b43_radio_mask(dev, B2055_CAL_MISC, 0xFFBE); 1457 b43_radio_set(dev, B2055_CAL_LPOCTL, 0x80); 1458 b43_radio_set(dev, B2055_CAL_MISC, 0x1); 1459 msleep(1); 1460 b43_radio_set(dev, B2055_CAL_MISC, 0x40); 1461 if (!b43_radio_wait_value(dev, B2055_CAL_COUT2, 0x80, 0x80, 10, 2000)) 1462 b43err(dev->wl, "radio post init timeout\n"); 1463 b43_radio_mask(dev, B2055_CAL_LPOCTL, 0xFF7F); 1464 b43_switch_channel(dev, dev->phy.channel); 1465 b43_radio_write(dev, B2055_C1_RX_BB_LPF, 0x9); 1466 b43_radio_write(dev, B2055_C2_RX_BB_LPF, 0x9); 1467 b43_radio_write(dev, B2055_C1_RX_BB_MIDACHP, 0x83); 1468 b43_radio_write(dev, B2055_C2_RX_BB_MIDACHP, 0x83); 1469 b43_radio_maskset(dev, B2055_C1_LNA_GAINBST, 0xFFF8, 0x6); 1470 b43_radio_maskset(dev, B2055_C2_LNA_GAINBST, 0xFFF8, 0x6); 1471 if (!nphy->gain_boost) { 1472 b43_radio_set(dev, B2055_C1_RX_RFSPC1, 0x2); 1473 b43_radio_set(dev, B2055_C2_RX_RFSPC1, 0x2); 1474 } else { 1475 b43_radio_mask(dev, B2055_C1_RX_RFSPC1, 0xFFFD); 1476 b43_radio_mask(dev, B2055_C2_RX_RFSPC1, 0xFFFD); 1477 } 1478 udelay(2); 1479} 1480 1481/* 1482 * Initialize a Broadcom 2055 N-radio 1483 * https://bcm-v4.sipsolutions.net/802.11/Radio/2055/Init 1484 */ 1485static void b43_radio_init2055(struct b43_wldev *dev) 1486{ 1487 b43_radio_init2055_pre(dev); 1488 if (b43_status(dev) < B43_STAT_INITIALIZED) { 1489 /* Follow wl, not specs. Do not force uploading all regs */ 1490 b2055_upload_inittab(dev, 0, 0); 1491 } else { 1492 bool ghz5 = b43_current_band(dev->wl) == NL80211_BAND_5GHZ; 1493 b2055_upload_inittab(dev, ghz5, 0); 1494 } 1495 b43_radio_init2055_post(dev); 1496} 1497 1498/************************************************** 1499 * Samples 1500 **************************************************/ 1501 1502/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/LoadSampleTable */ 1503static int b43_nphy_load_samples(struct b43_wldev *dev, 1504 struct cordic_iq *samples, u16 len) { 1505 struct b43_phy_n *nphy = dev->phy.n; 1506 u16 i; 1507 u32 *data; 1508 1509 data = kcalloc(len, sizeof(u32), GFP_KERNEL); 1510 if (!data) { 1511 b43err(dev->wl, "allocation for samples loading failed\n"); 1512 return -ENOMEM; 1513 } 1514 if (nphy->hang_avoid) 1515 b43_nphy_stay_in_carrier_search(dev, 1); 1516 1517 for (i = 0; i < len; i++) { 1518 data[i] = (samples[i].i & 0x3FF << 10); 1519 data[i] |= samples[i].q & 0x3FF; 1520 } 1521 b43_ntab_write_bulk(dev, B43_NTAB32(17, 0), len, data); 1522 1523 kfree(data); 1524 if (nphy->hang_avoid) 1525 b43_nphy_stay_in_carrier_search(dev, 0); 1526 return 0; 1527} 1528 1529/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/GenLoadSamples */ 1530static u16 b43_nphy_gen_load_samples(struct b43_wldev *dev, u32 freq, u16 max, 1531 bool test) 1532{ 1533 int i; 1534 u16 bw, len, rot, angle; 1535 struct cordic_iq *samples; 1536 1537 bw = b43_is_40mhz(dev) ? 40 : 20; 1538 len = bw << 3; 1539 1540 if (test) { 1541 if (b43_phy_read(dev, B43_NPHY_BBCFG) & B43_NPHY_BBCFG_RSTRX) 1542 bw = 82; 1543 else 1544 bw = 80; 1545 1546 if (b43_is_40mhz(dev)) 1547 bw <<= 1; 1548 1549 len = bw << 1; 1550 } 1551 1552 samples = kcalloc(len, sizeof(struct cordic_iq), GFP_KERNEL); 1553 if (!samples) { 1554 b43err(dev->wl, "allocation for samples generation failed\n"); 1555 return 0; 1556 } 1557 rot = (((freq * 36) / bw) << 16) / 100; 1558 angle = 0; 1559 1560 for (i = 0; i < len; i++) { 1561 samples[i] = cordic_calc_iq(CORDIC_FIXED(angle)); 1562 angle += rot; 1563 samples[i].q = CORDIC_FLOAT(samples[i].q * max); 1564 samples[i].i = CORDIC_FLOAT(samples[i].i * max); 1565 } 1566 1567 i = b43_nphy_load_samples(dev, samples, len); 1568 kfree(samples); 1569 return (i < 0) ? 0 : len; 1570} 1571 1572/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RunSamples */ 1573static void b43_nphy_run_samples(struct b43_wldev *dev, u16 samps, u16 loops, 1574 u16 wait, bool iqmode, bool dac_test, 1575 bool modify_bbmult) 1576{ 1577 struct b43_phy *phy = &dev->phy; 1578 struct b43_phy_n *nphy = dev->phy.n; 1579 int i; 1580 u16 seq_mode; 1581 u32 tmp; 1582 1583 b43_nphy_stay_in_carrier_search(dev, true); 1584 1585 if (phy->rev >= 7) { 1586 bool lpf_bw3, lpf_bw4; 1587 1588 lpf_bw3 = b43_phy_read(dev, B43_NPHY_REV7_RF_CTL_OVER3) & 0x80; 1589 lpf_bw4 = b43_phy_read(dev, B43_NPHY_REV7_RF_CTL_OVER4) & 0x80; 1590 1591 if (lpf_bw3 || lpf_bw4) { 1592 /* TODO */ 1593 } else { 1594 u16 value = b43_nphy_read_lpf_ctl(dev, 0); 1595 if (phy->rev >= 19) 1596 b43_nphy_rf_ctl_override_rev19(dev, 0x80, value, 1597 0, false, 1); 1598 else 1599 b43_nphy_rf_ctl_override_rev7(dev, 0x80, value, 1600 0, false, 1); 1601 nphy->lpf_bw_overrode_for_sample_play = true; 1602 } 1603 } 1604 1605 if ((nphy->bb_mult_save & 0x80000000) == 0) { 1606 tmp = b43_ntab_read(dev, B43_NTAB16(15, 87)); 1607 nphy->bb_mult_save = (tmp & 0xFFFF) | 0x80000000; 1608 } 1609 1610 if (modify_bbmult) { 1611 tmp = !b43_is_40mhz(dev) ? 0x6464 : 0x4747; 1612 b43_ntab_write(dev, B43_NTAB16(15, 87), tmp); 1613 } 1614 1615 b43_phy_write(dev, B43_NPHY_SAMP_DEPCNT, (samps - 1)); 1616 1617 if (loops != 0xFFFF) 1618 b43_phy_write(dev, B43_NPHY_SAMP_LOOPCNT, (loops - 1)); 1619 else 1620 b43_phy_write(dev, B43_NPHY_SAMP_LOOPCNT, loops); 1621 1622 b43_phy_write(dev, B43_NPHY_SAMP_WAITCNT, wait); 1623 1624 seq_mode = b43_phy_read(dev, B43_NPHY_RFSEQMODE); 1625 1626 b43_phy_set(dev, B43_NPHY_RFSEQMODE, B43_NPHY_RFSEQMODE_CAOVER); 1627 if (iqmode) { 1628 b43_phy_mask(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0x7FFF); 1629 b43_phy_set(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0x8000); 1630 } else { 1631 tmp = dac_test ? 5 : 1; 1632 b43_phy_write(dev, B43_NPHY_SAMP_CMD, tmp); 1633 } 1634 for (i = 0; i < 100; i++) { 1635 if (!(b43_phy_read(dev, B43_NPHY_RFSEQST) & 1)) { 1636 i = 0; 1637 break; 1638 } 1639 udelay(10); 1640 } 1641 if (i) 1642 b43err(dev->wl, "run samples timeout\n"); 1643 1644 b43_phy_write(dev, B43_NPHY_RFSEQMODE, seq_mode); 1645 1646 b43_nphy_stay_in_carrier_search(dev, false); 1647} 1648 1649/************************************************** 1650 * RSSI 1651 **************************************************/ 1652 1653/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/ScaleOffsetRssi */ 1654static void b43_nphy_scale_offset_rssi(struct b43_wldev *dev, u16 scale, 1655 s8 offset, u8 core, 1656 enum n_rail_type rail, 1657 enum n_rssi_type rssi_type) 1658{ 1659 u16 tmp; 1660 bool core1or5 = (core == 1) || (core == 5); 1661 bool core2or5 = (core == 2) || (core == 5); 1662 1663 offset = clamp_val(offset, -32, 31); 1664 tmp = ((scale & 0x3F) << 8) | (offset & 0x3F); 1665 1666 switch (rssi_type) { 1667 case N_RSSI_NB: 1668 if (core1or5 && rail == N_RAIL_I) 1669 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_Z, tmp); 1670 if (core1or5 && rail == N_RAIL_Q) 1671 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_Z, tmp); 1672 if (core2or5 && rail == N_RAIL_I) 1673 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_Z, tmp); 1674 if (core2or5 && rail == N_RAIL_Q) 1675 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_Z, tmp); 1676 break; 1677 case N_RSSI_W1: 1678 if (core1or5 && rail == N_RAIL_I) 1679 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_X, tmp); 1680 if (core1or5 && rail == N_RAIL_Q) 1681 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_X, tmp); 1682 if (core2or5 && rail == N_RAIL_I) 1683 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_X, tmp); 1684 if (core2or5 && rail == N_RAIL_Q) 1685 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_X, tmp); 1686 break; 1687 case N_RSSI_W2: 1688 if (core1or5 && rail == N_RAIL_I) 1689 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_Y, tmp); 1690 if (core1or5 && rail == N_RAIL_Q) 1691 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_Y, tmp); 1692 if (core2or5 && rail == N_RAIL_I) 1693 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_Y, tmp); 1694 if (core2or5 && rail == N_RAIL_Q) 1695 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_Y, tmp); 1696 break; 1697 case N_RSSI_TBD: 1698 if (core1or5 && rail == N_RAIL_I) 1699 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_TBD, tmp); 1700 if (core1or5 && rail == N_RAIL_Q) 1701 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_TBD, tmp); 1702 if (core2or5 && rail == N_RAIL_I) 1703 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_TBD, tmp); 1704 if (core2or5 && rail == N_RAIL_Q) 1705 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_TBD, tmp); 1706 break; 1707 case N_RSSI_IQ: 1708 if (core1or5 && rail == N_RAIL_I) 1709 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_PWRDET, tmp); 1710 if (core1or5 && rail == N_RAIL_Q) 1711 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_PWRDET, tmp); 1712 if (core2or5 && rail == N_RAIL_I) 1713 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_PWRDET, tmp); 1714 if (core2or5 && rail == N_RAIL_Q) 1715 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_PWRDET, tmp); 1716 break; 1717 case N_RSSI_TSSI_2G: 1718 if (core1or5) 1719 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_TSSI, tmp); 1720 if (core2or5) 1721 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_TSSI, tmp); 1722 break; 1723 case N_RSSI_TSSI_5G: 1724 if (core1or5) 1725 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_TSSI, tmp); 1726 if (core2or5) 1727 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_TSSI, tmp); 1728 break; 1729 } 1730} 1731 1732static void b43_nphy_rssi_select_rev19(struct b43_wldev *dev, u8 code, 1733 enum n_rssi_type rssi_type) 1734{ 1735 /* TODO */ 1736} 1737 1738static void b43_nphy_rev3_rssi_select(struct b43_wldev *dev, u8 code, 1739 enum n_rssi_type rssi_type) 1740{ 1741 u8 i; 1742 u16 reg, val; 1743 1744 if (code == 0) { 1745 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER1, 0xFDFF); 1746 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER, 0xFDFF); 1747 b43_phy_mask(dev, B43_NPHY_AFECTL_C1, 0xFCFF); 1748 b43_phy_mask(dev, B43_NPHY_AFECTL_C2, 0xFCFF); 1749 b43_phy_mask(dev, B43_NPHY_TXF_40CO_B1S0, 0xFFDF); 1750 b43_phy_mask(dev, B43_NPHY_TXF_40CO_B32S1, 0xFFDF); 1751 b43_phy_mask(dev, B43_NPHY_RFCTL_LUT_TRSW_UP1, 0xFFC3); 1752 b43_phy_mask(dev, B43_NPHY_RFCTL_LUT_TRSW_UP2, 0xFFC3); 1753 } else { 1754 for (i = 0; i < 2; i++) { 1755 if ((code == 1 && i == 1) || (code == 2 && !i)) 1756 continue; 1757 1758 reg = (i == 0) ? 1759 B43_NPHY_AFECTL_OVER1 : B43_NPHY_AFECTL_OVER; 1760 b43_phy_maskset(dev, reg, 0xFDFF, 0x0200); 1761 1762 if (rssi_type == N_RSSI_W1 || 1763 rssi_type == N_RSSI_W2 || 1764 rssi_type == N_RSSI_NB) { 1765 reg = (i == 0) ? 1766 B43_NPHY_AFECTL_C1 : 1767 B43_NPHY_AFECTL_C2; 1768 b43_phy_maskset(dev, reg, 0xFCFF, 0); 1769 1770 reg = (i == 0) ? 1771 B43_NPHY_RFCTL_LUT_TRSW_UP1 : 1772 B43_NPHY_RFCTL_LUT_TRSW_UP2; 1773 b43_phy_maskset(dev, reg, 0xFFC3, 0); 1774 1775 if (rssi_type == N_RSSI_W1) 1776 val = (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) ? 4 : 8; 1777 else if (rssi_type == N_RSSI_W2) 1778 val = 16; 1779 else 1780 val = 32; 1781 b43_phy_set(dev, reg, val); 1782 1783 reg = (i == 0) ? 1784 B43_NPHY_TXF_40CO_B1S0 : 1785 B43_NPHY_TXF_40CO_B32S1; 1786 b43_phy_set(dev, reg, 0x0020); 1787 } else { 1788 if (rssi_type == N_RSSI_TBD) 1789 val = 0x0100; 1790 else if (rssi_type == N_RSSI_IQ) 1791 val = 0x0200; 1792 else 1793 val = 0x0300; 1794 1795 reg = (i == 0) ? 1796 B43_NPHY_AFECTL_C1 : 1797 B43_NPHY_AFECTL_C2; 1798 1799 b43_phy_maskset(dev, reg, 0xFCFF, val); 1800 b43_phy_maskset(dev, reg, 0xF3FF, val << 2); 1801 1802 if (rssi_type != N_RSSI_IQ && 1803 rssi_type != N_RSSI_TBD) { 1804 enum nl80211_band band = 1805 b43_current_band(dev->wl); 1806 1807 if (dev->phy.rev < 7) { 1808 if (b43_nphy_ipa(dev)) 1809 val = (band == NL80211_BAND_5GHZ) ? 0xC : 0xE; 1810 else 1811 val = 0x11; 1812 reg = (i == 0) ? B2056_TX0 : B2056_TX1; 1813 reg |= B2056_TX_TX_SSI_MUX; 1814 b43_radio_write(dev, reg, val); 1815 } 1816 1817 reg = (i == 0) ? 1818 B43_NPHY_AFECTL_OVER1 : 1819 B43_NPHY_AFECTL_OVER; 1820 b43_phy_set(dev, reg, 0x0200); 1821 } 1822 } 1823 } 1824 } 1825} 1826 1827static void b43_nphy_rev2_rssi_select(struct b43_wldev *dev, u8 code, 1828 enum n_rssi_type rssi_type) 1829{ 1830 u16 val; 1831 bool rssi_w1_w2_nb = false; 1832 1833 switch (rssi_type) { 1834 case N_RSSI_W1: 1835 case N_RSSI_W2: 1836 case N_RSSI_NB: 1837 val = 0; 1838 rssi_w1_w2_nb = true; 1839 break; 1840 case N_RSSI_TBD: 1841 val = 1; 1842 break; 1843 case N_RSSI_IQ: 1844 val = 2; 1845 break; 1846 default: 1847 val = 3; 1848 } 1849 1850 val = (val << 12) | (val << 14); 1851 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, val); 1852 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, val); 1853 1854 if (rssi_w1_w2_nb) { 1855 b43_phy_maskset(dev, B43_NPHY_RFCTL_RSSIO1, 0xFFCF, 1856 (rssi_type + 1) << 4); 1857 b43_phy_maskset(dev, B43_NPHY_RFCTL_RSSIO2, 0xFFCF, 1858 (rssi_type + 1) << 4); 1859 } 1860 1861 if (code == 0) { 1862 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER, ~0x3000); 1863 if (rssi_w1_w2_nb) { 1864 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 1865 ~(B43_NPHY_RFCTL_CMD_RXEN | 1866 B43_NPHY_RFCTL_CMD_CORESEL)); 1867 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, 1868 ~(0x1 << 12 | 1869 0x1 << 5 | 1870 0x1 << 1 | 1871 0x1)); 1872 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 1873 ~B43_NPHY_RFCTL_CMD_START); 1874 udelay(20); 1875 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, ~0x1); 1876 } 1877 } else { 1878 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x3000); 1879 if (rssi_w1_w2_nb) { 1880 b43_phy_maskset(dev, B43_NPHY_RFCTL_CMD, 1881 ~(B43_NPHY_RFCTL_CMD_RXEN | 1882 B43_NPHY_RFCTL_CMD_CORESEL), 1883 (B43_NPHY_RFCTL_CMD_RXEN | 1884 code << B43_NPHY_RFCTL_CMD_CORESEL_SHIFT)); 1885 b43_phy_set(dev, B43_NPHY_RFCTL_OVER, 1886 (0x1 << 12 | 1887 0x1 << 5 | 1888 0x1 << 1 | 1889 0x1)); 1890 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, 1891 B43_NPHY_RFCTL_CMD_START); 1892 udelay(20); 1893 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, ~0x1); 1894 } 1895 } 1896} 1897 1898/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RSSISel */ 1899static void b43_nphy_rssi_select(struct b43_wldev *dev, u8 code, 1900 enum n_rssi_type type) 1901{ 1902 if (dev->phy.rev >= 19) 1903 b43_nphy_rssi_select_rev19(dev, code, type); 1904 else if (dev->phy.rev >= 3) 1905 b43_nphy_rev3_rssi_select(dev, code, type); 1906 else 1907 b43_nphy_rev2_rssi_select(dev, code, type); 1908} 1909 1910/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SetRssi2055Vcm */ 1911static void b43_nphy_set_rssi_2055_vcm(struct b43_wldev *dev, 1912 enum n_rssi_type rssi_type, u8 *buf) 1913{ 1914 int i; 1915 for (i = 0; i < 2; i++) { 1916 if (rssi_type == N_RSSI_NB) { 1917 if (i == 0) { 1918 b43_radio_maskset(dev, B2055_C1_B0NB_RSSIVCM, 1919 0xFC, buf[0]); 1920 b43_radio_maskset(dev, B2055_C1_RX_BB_RSSICTL5, 1921 0xFC, buf[1]); 1922 } else { 1923 b43_radio_maskset(dev, B2055_C2_B0NB_RSSIVCM, 1924 0xFC, buf[2 * i]); 1925 b43_radio_maskset(dev, B2055_C2_RX_BB_RSSICTL5, 1926 0xFC, buf[2 * i + 1]); 1927 } 1928 } else { 1929 if (i == 0) 1930 b43_radio_maskset(dev, B2055_C1_RX_BB_RSSICTL5, 1931 0xF3, buf[0] << 2); 1932 else 1933 b43_radio_maskset(dev, B2055_C2_RX_BB_RSSICTL5, 1934 0xF3, buf[2 * i + 1] << 2); 1935 } 1936 } 1937} 1938 1939/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/PollRssi */ 1940static int b43_nphy_poll_rssi(struct b43_wldev *dev, enum n_rssi_type rssi_type, 1941 s32 *buf, u8 nsamp) 1942{ 1943 int i; 1944 int out; 1945 u16 save_regs_phy[9]; 1946 u16 s[2]; 1947 1948 /* TODO: rev7+ is treated like rev3+, what about rev19+? */ 1949 1950 if (dev->phy.rev >= 3) { 1951 save_regs_phy[0] = b43_phy_read(dev, B43_NPHY_AFECTL_C1); 1952 save_regs_phy[1] = b43_phy_read(dev, B43_NPHY_AFECTL_C2); 1953 save_regs_phy[2] = b43_phy_read(dev, 1954 B43_NPHY_RFCTL_LUT_TRSW_UP1); 1955 save_regs_phy[3] = b43_phy_read(dev, 1956 B43_NPHY_RFCTL_LUT_TRSW_UP2); 1957 save_regs_phy[4] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER1); 1958 save_regs_phy[5] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 1959 save_regs_phy[6] = b43_phy_read(dev, B43_NPHY_TXF_40CO_B1S0); 1960 save_regs_phy[7] = b43_phy_read(dev, B43_NPHY_TXF_40CO_B32S1); 1961 save_regs_phy[8] = 0; 1962 } else { 1963 save_regs_phy[0] = b43_phy_read(dev, B43_NPHY_AFECTL_C1); 1964 save_regs_phy[1] = b43_phy_read(dev, B43_NPHY_AFECTL_C2); 1965 save_regs_phy[2] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 1966 save_regs_phy[3] = b43_phy_read(dev, B43_NPHY_RFCTL_CMD); 1967 save_regs_phy[4] = b43_phy_read(dev, B43_NPHY_RFCTL_OVER); 1968 save_regs_phy[5] = b43_phy_read(dev, B43_NPHY_RFCTL_RSSIO1); 1969 save_regs_phy[6] = b43_phy_read(dev, B43_NPHY_RFCTL_RSSIO2); 1970 save_regs_phy[7] = 0; 1971 save_regs_phy[8] = 0; 1972 } 1973 1974 b43_nphy_rssi_select(dev, 5, rssi_type); 1975 1976 if (dev->phy.rev < 2) { 1977 save_regs_phy[8] = b43_phy_read(dev, B43_NPHY_GPIO_SEL); 1978 b43_phy_write(dev, B43_NPHY_GPIO_SEL, 5); 1979 } 1980 1981 for (i = 0; i < 4; i++) 1982 buf[i] = 0; 1983 1984 for (i = 0; i < nsamp; i++) { 1985 if (dev->phy.rev < 2) { 1986 s[0] = b43_phy_read(dev, B43_NPHY_GPIO_LOOUT); 1987 s[1] = b43_phy_read(dev, B43_NPHY_GPIO_HIOUT); 1988 } else { 1989 s[0] = b43_phy_read(dev, B43_NPHY_RSSI1); 1990 s[1] = b43_phy_read(dev, B43_NPHY_RSSI2); 1991 } 1992 1993 buf[0] += ((s8)((s[0] & 0x3F) << 2)) >> 2; 1994 buf[1] += ((s8)(((s[0] >> 8) & 0x3F) << 2)) >> 2; 1995 buf[2] += ((s8)((s[1] & 0x3F) << 2)) >> 2; 1996 buf[3] += ((s8)(((s[1] >> 8) & 0x3F) << 2)) >> 2; 1997 } 1998 out = (buf[0] & 0xFF) << 24 | (buf[1] & 0xFF) << 16 | 1999 (buf[2] & 0xFF) << 8 | (buf[3] & 0xFF); 2000 2001 if (dev->phy.rev < 2) 2002 b43_phy_write(dev, B43_NPHY_GPIO_SEL, save_regs_phy[8]); 2003 2004 if (dev->phy.rev >= 3) { 2005 b43_phy_write(dev, B43_NPHY_AFECTL_C1, save_regs_phy[0]); 2006 b43_phy_write(dev, B43_NPHY_AFECTL_C2, save_regs_phy[1]); 2007 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP1, 2008 save_regs_phy[2]); 2009 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP2, 2010 save_regs_phy[3]); 2011 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, save_regs_phy[4]); 2012 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, save_regs_phy[5]); 2013 b43_phy_write(dev, B43_NPHY_TXF_40CO_B1S0, save_regs_phy[6]); 2014 b43_phy_write(dev, B43_NPHY_TXF_40CO_B32S1, save_regs_phy[7]); 2015 } else { 2016 b43_phy_write(dev, B43_NPHY_AFECTL_C1, save_regs_phy[0]); 2017 b43_phy_write(dev, B43_NPHY_AFECTL_C2, save_regs_phy[1]); 2018 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, save_regs_phy[2]); 2019 b43_phy_write(dev, B43_NPHY_RFCTL_CMD, save_regs_phy[3]); 2020 b43_phy_write(dev, B43_NPHY_RFCTL_OVER, save_regs_phy[4]); 2021 b43_phy_write(dev, B43_NPHY_RFCTL_RSSIO1, save_regs_phy[5]); 2022 b43_phy_write(dev, B43_NPHY_RFCTL_RSSIO2, save_regs_phy[6]); 2023 } 2024 2025 return out; 2026} 2027 2028/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RSSICalRev3 */ 2029static void b43_nphy_rev3_rssi_cal(struct b43_wldev *dev) 2030{ 2031 struct b43_phy *phy = &dev->phy; 2032 struct b43_phy_n *nphy = dev->phy.n; 2033 2034 u16 saved_regs_phy_rfctl[2]; 2035 u16 saved_regs_phy[22]; 2036 u16 regs_to_store_rev3[] = { 2037 B43_NPHY_AFECTL_OVER1, B43_NPHY_AFECTL_OVER, 2038 B43_NPHY_AFECTL_C1, B43_NPHY_AFECTL_C2, 2039 B43_NPHY_TXF_40CO_B1S1, B43_NPHY_RFCTL_OVER, 2040 B43_NPHY_TXF_40CO_B1S0, B43_NPHY_TXF_40CO_B32S1, 2041 B43_NPHY_RFCTL_CMD, 2042 B43_NPHY_RFCTL_LUT_TRSW_UP1, B43_NPHY_RFCTL_LUT_TRSW_UP2, 2043 B43_NPHY_RFCTL_RSSIO1, B43_NPHY_RFCTL_RSSIO2 2044 }; 2045 u16 regs_to_store_rev7[] = { 2046 B43_NPHY_AFECTL_OVER1, B43_NPHY_AFECTL_OVER, 2047 B43_NPHY_AFECTL_C1, B43_NPHY_AFECTL_C2, 2048 B43_NPHY_TXF_40CO_B1S1, B43_NPHY_RFCTL_OVER, 2049 B43_NPHY_REV7_RF_CTL_OVER3, B43_NPHY_REV7_RF_CTL_OVER4, 2050 B43_NPHY_REV7_RF_CTL_OVER5, B43_NPHY_REV7_RF_CTL_OVER6, 2051 0x2ff, 2052 B43_NPHY_TXF_40CO_B1S0, B43_NPHY_TXF_40CO_B32S1, 2053 B43_NPHY_RFCTL_CMD, 2054 B43_NPHY_RFCTL_LUT_TRSW_UP1, B43_NPHY_RFCTL_LUT_TRSW_UP2, 2055 B43_NPHY_REV7_RF_CTL_MISC_REG3, B43_NPHY_REV7_RF_CTL_MISC_REG4, 2056 B43_NPHY_REV7_RF_CTL_MISC_REG5, B43_NPHY_REV7_RF_CTL_MISC_REG6, 2057 B43_NPHY_RFCTL_RSSIO1, B43_NPHY_RFCTL_RSSIO2 2058 }; 2059 u16 *regs_to_store; 2060 int regs_amount; 2061 2062 u16 class; 2063 2064 u16 clip_state[2]; 2065 u16 clip_off[2] = { 0xFFFF, 0xFFFF }; 2066 2067 u8 vcm_final = 0; 2068 s32 offset[4]; 2069 s32 results[8][4] = { }; 2070 s32 results_min[4] = { }; 2071 s32 poll_results[4] = { }; 2072 2073 u16 *rssical_radio_regs = NULL; 2074 u16 *rssical_phy_regs = NULL; 2075 2076 u16 r; /* routing */ 2077 u8 rx_core_state; 2078 int core, i, j, vcm; 2079 2080 if (dev->phy.rev >= 7) { 2081 regs_to_store = regs_to_store_rev7; 2082 regs_amount = ARRAY_SIZE(regs_to_store_rev7); 2083 } else { 2084 regs_to_store = regs_to_store_rev3; 2085 regs_amount = ARRAY_SIZE(regs_to_store_rev3); 2086 } 2087 BUG_ON(regs_amount > ARRAY_SIZE(saved_regs_phy)); 2088 2089 class = b43_nphy_classifier(dev, 0, 0); 2090 b43_nphy_classifier(dev, 7, 4); 2091 b43_nphy_read_clip_detection(dev, clip_state); 2092 b43_nphy_write_clip_detection(dev, clip_off); 2093 2094 saved_regs_phy_rfctl[0] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC1); 2095 saved_regs_phy_rfctl[1] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC2); 2096 for (i = 0; i < regs_amount; i++) 2097 saved_regs_phy[i] = b43_phy_read(dev, regs_to_store[i]); 2098 2099 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_OFF, 0, 7); 2100 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_TRSW, 1, 7); 2101 2102 if (dev->phy.rev >= 7) { 2103 b43_nphy_rf_ctl_override_one_to_many(dev, 2104 N_RF_CTL_OVER_CMD_RXRF_PU, 2105 0, 0, false); 2106 b43_nphy_rf_ctl_override_one_to_many(dev, 2107 N_RF_CTL_OVER_CMD_RX_PU, 2108 1, 0, false); 2109 b43_nphy_rf_ctl_override_rev7(dev, 0x80, 1, 0, false, 0); 2110 b43_nphy_rf_ctl_override_rev7(dev, 0x40, 1, 0, false, 0); 2111 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 2112 b43_nphy_rf_ctl_override_rev7(dev, 0x20, 0, 0, false, 2113 0); 2114 b43_nphy_rf_ctl_override_rev7(dev, 0x10, 1, 0, false, 2115 0); 2116 } else { 2117 b43_nphy_rf_ctl_override_rev7(dev, 0x10, 0, 0, false, 2118 0); 2119 b43_nphy_rf_ctl_override_rev7(dev, 0x20, 1, 0, false, 2120 0); 2121 } 2122 } else { 2123 b43_nphy_rf_ctl_override(dev, 0x1, 0, 0, false); 2124 b43_nphy_rf_ctl_override(dev, 0x2, 1, 0, false); 2125 b43_nphy_rf_ctl_override(dev, 0x80, 1, 0, false); 2126 b43_nphy_rf_ctl_override(dev, 0x40, 1, 0, false); 2127 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 2128 b43_nphy_rf_ctl_override(dev, 0x20, 0, 0, false); 2129 b43_nphy_rf_ctl_override(dev, 0x10, 1, 0, false); 2130 } else { 2131 b43_nphy_rf_ctl_override(dev, 0x10, 0, 0, false); 2132 b43_nphy_rf_ctl_override(dev, 0x20, 1, 0, false); 2133 } 2134 } 2135 2136 rx_core_state = b43_nphy_get_rx_core_state(dev); 2137 for (core = 0; core < 2; core++) { 2138 if (!(rx_core_state & (1 << core))) 2139 continue; 2140 r = core ? B2056_RX1 : B2056_RX0; 2141 b43_nphy_scale_offset_rssi(dev, 0, 0, core + 1, N_RAIL_I, 2142 N_RSSI_NB); 2143 b43_nphy_scale_offset_rssi(dev, 0, 0, core + 1, N_RAIL_Q, 2144 N_RSSI_NB); 2145 2146 /* Grab RSSI results for every possible VCM */ 2147 for (vcm = 0; vcm < 8; vcm++) { 2148 if (dev->phy.rev >= 7) 2149 b43_radio_maskset(dev, 2150 core ? R2057_NB_MASTER_CORE1 : 2151 R2057_NB_MASTER_CORE0, 2152 ~R2057_VCM_MASK, vcm); 2153 else 2154 b43_radio_maskset(dev, r | B2056_RX_RSSI_MISC, 2155 0xE3, vcm << 2); 2156 b43_nphy_poll_rssi(dev, N_RSSI_NB, results[vcm], 8); 2157 } 2158 2159 /* Find out which VCM got the best results */ 2160 for (i = 0; i < 4; i += 2) { 2161 s32 currd; 2162 s32 mind = 0x100000; 2163 s32 minpoll = 249; 2164 u8 minvcm = 0; 2165 if (2 * core != i) 2166 continue; 2167 for (vcm = 0; vcm < 8; vcm++) { 2168 currd = results[vcm][i] * results[vcm][i] + 2169 results[vcm][i + 1] * results[vcm][i]; 2170 if (currd < mind) { 2171 mind = currd; 2172 minvcm = vcm; 2173 } 2174 if (results[vcm][i] < minpoll) 2175 minpoll = results[vcm][i]; 2176 } 2177 vcm_final = minvcm; 2178 results_min[i] = minpoll; 2179 } 2180 2181 /* Select the best VCM */ 2182 if (dev->phy.rev >= 7) 2183 b43_radio_maskset(dev, 2184 core ? R2057_NB_MASTER_CORE1 : 2185 R2057_NB_MASTER_CORE0, 2186 ~R2057_VCM_MASK, vcm); 2187 else 2188 b43_radio_maskset(dev, r | B2056_RX_RSSI_MISC, 2189 0xE3, vcm_final << 2); 2190 2191 for (i = 0; i < 4; i++) { 2192 if (core != i / 2) 2193 continue; 2194 offset[i] = -results[vcm_final][i]; 2195 if (offset[i] < 0) 2196 offset[i] = -((abs(offset[i]) + 4) / 8); 2197 else 2198 offset[i] = (offset[i] + 4) / 8; 2199 if (results_min[i] == 248) 2200 offset[i] = -32; 2201 b43_nphy_scale_offset_rssi(dev, 0, offset[i], 2202 (i / 2 == 0) ? 1 : 2, 2203 (i % 2 == 0) ? N_RAIL_I : N_RAIL_Q, 2204 N_RSSI_NB); 2205 } 2206 } 2207 2208 for (core = 0; core < 2; core++) { 2209 if (!(rx_core_state & (1 << core))) 2210 continue; 2211 for (i = 0; i < 2; i++) { 2212 b43_nphy_scale_offset_rssi(dev, 0, 0, core + 1, 2213 N_RAIL_I, i); 2214 b43_nphy_scale_offset_rssi(dev, 0, 0, core + 1, 2215 N_RAIL_Q, i); 2216 b43_nphy_poll_rssi(dev, i, poll_results, 8); 2217 for (j = 0; j < 4; j++) { 2218 if (j / 2 == core) { 2219 offset[j] = 232 - poll_results[j]; 2220 if (offset[j] < 0) 2221 offset[j] = -(abs(offset[j] + 4) / 8); 2222 else 2223 offset[j] = (offset[j] + 4) / 8; 2224 b43_nphy_scale_offset_rssi(dev, 0, 2225 offset[2 * core], core + 1, j % 2, i); 2226 } 2227 } 2228 } 2229 } 2230 2231 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, saved_regs_phy_rfctl[0]); 2232 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, saved_regs_phy_rfctl[1]); 2233 2234 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 2235 2236 b43_phy_set(dev, B43_NPHY_TXF_40CO_B1S1, 0x1); 2237 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, B43_NPHY_RFCTL_CMD_START); 2238 b43_phy_mask(dev, B43_NPHY_TXF_40CO_B1S1, ~0x1); 2239 2240 b43_phy_set(dev, B43_NPHY_RFCTL_OVER, 0x1); 2241 b43_phy_set(dev, B43_NPHY_RFCTL_CMD, B43_NPHY_RFCTL_CMD_RXTX); 2242 b43_phy_mask(dev, B43_NPHY_RFCTL_OVER, ~0x1); 2243 2244 for (i = 0; i < regs_amount; i++) 2245 b43_phy_write(dev, regs_to_store[i], saved_regs_phy[i]); 2246 2247 /* Store for future configuration */ 2248 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 2249 rssical_radio_regs = nphy->rssical_cache.rssical_radio_regs_2G; 2250 rssical_phy_regs = nphy->rssical_cache.rssical_phy_regs_2G; 2251 } else { 2252 rssical_radio_regs = nphy->rssical_cache.rssical_radio_regs_5G; 2253 rssical_phy_regs = nphy->rssical_cache.rssical_phy_regs_5G; 2254 } 2255 if (dev->phy.rev >= 7) { 2256 rssical_radio_regs[0] = b43_radio_read(dev, 2257 R2057_NB_MASTER_CORE0); 2258 rssical_radio_regs[1] = b43_radio_read(dev, 2259 R2057_NB_MASTER_CORE1); 2260 } else { 2261 rssical_radio_regs[0] = b43_radio_read(dev, B2056_RX0 | 2262 B2056_RX_RSSI_MISC); 2263 rssical_radio_regs[1] = b43_radio_read(dev, B2056_RX1 | 2264 B2056_RX_RSSI_MISC); 2265 } 2266 rssical_phy_regs[0] = b43_phy_read(dev, B43_NPHY_RSSIMC_0I_RSSI_Z); 2267 rssical_phy_regs[1] = b43_phy_read(dev, B43_NPHY_RSSIMC_0Q_RSSI_Z); 2268 rssical_phy_regs[2] = b43_phy_read(dev, B43_NPHY_RSSIMC_1I_RSSI_Z); 2269 rssical_phy_regs[3] = b43_phy_read(dev, B43_NPHY_RSSIMC_1Q_RSSI_Z); 2270 rssical_phy_regs[4] = b43_phy_read(dev, B43_NPHY_RSSIMC_0I_RSSI_X); 2271 rssical_phy_regs[5] = b43_phy_read(dev, B43_NPHY_RSSIMC_0Q_RSSI_X); 2272 rssical_phy_regs[6] = b43_phy_read(dev, B43_NPHY_RSSIMC_1I_RSSI_X); 2273 rssical_phy_regs[7] = b43_phy_read(dev, B43_NPHY_RSSIMC_1Q_RSSI_X); 2274 rssical_phy_regs[8] = b43_phy_read(dev, B43_NPHY_RSSIMC_0I_RSSI_Y); 2275 rssical_phy_regs[9] = b43_phy_read(dev, B43_NPHY_RSSIMC_0Q_RSSI_Y); 2276 rssical_phy_regs[10] = b43_phy_read(dev, B43_NPHY_RSSIMC_1I_RSSI_Y); 2277 rssical_phy_regs[11] = b43_phy_read(dev, B43_NPHY_RSSIMC_1Q_RSSI_Y); 2278 2279 /* Remember for which channel we store configuration */ 2280 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 2281 nphy->rssical_chanspec_2G.center_freq = phy->chandef->chan->center_freq; 2282 else 2283 nphy->rssical_chanspec_5G.center_freq = phy->chandef->chan->center_freq; 2284 2285 /* End of calibration, restore configuration */ 2286 b43_nphy_classifier(dev, 7, class); 2287 b43_nphy_write_clip_detection(dev, clip_state); 2288} 2289 2290/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RSSICal */ 2291static void b43_nphy_rev2_rssi_cal(struct b43_wldev *dev, enum n_rssi_type type) 2292{ 2293 int i, j, vcm; 2294 u8 state[4]; 2295 u8 code, val; 2296 u16 class, override; 2297 u8 regs_save_radio[2]; 2298 u16 regs_save_phy[2]; 2299 2300 s32 offset[4]; 2301 u8 core; 2302 u8 rail; 2303 2304 u16 clip_state[2]; 2305 u16 clip_off[2] = { 0xFFFF, 0xFFFF }; 2306 s32 results_min[4] = { }; 2307 u8 vcm_final[4] = { }; 2308 s32 results[4][4] = { }; 2309 s32 miniq[4][2] = { }; 2310 2311 if (type == N_RSSI_NB) { 2312 code = 0; 2313 val = 6; 2314 } else if (type == N_RSSI_W1 || type == N_RSSI_W2) { 2315 code = 25; 2316 val = 4; 2317 } else { 2318 B43_WARN_ON(1); 2319 return; 2320 } 2321 2322 class = b43_nphy_classifier(dev, 0, 0); 2323 b43_nphy_classifier(dev, 7, 4); 2324 b43_nphy_read_clip_detection(dev, clip_state); 2325 b43_nphy_write_clip_detection(dev, clip_off); 2326 2327 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) 2328 override = 0x140; 2329 else 2330 override = 0x110; 2331 2332 regs_save_phy[0] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC1); 2333 regs_save_radio[0] = b43_radio_read(dev, B2055_C1_PD_RXTX); 2334 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, override); 2335 b43_radio_write(dev, B2055_C1_PD_RXTX, val); 2336 2337 regs_save_phy[1] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC2); 2338 regs_save_radio[1] = b43_radio_read(dev, B2055_C2_PD_RXTX); 2339 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, override); 2340 b43_radio_write(dev, B2055_C2_PD_RXTX, val); 2341 2342 state[0] = b43_radio_read(dev, B2055_C1_PD_RSSIMISC) & 0x07; 2343 state[1] = b43_radio_read(dev, B2055_C2_PD_RSSIMISC) & 0x07; 2344 b43_radio_mask(dev, B2055_C1_PD_RSSIMISC, 0xF8); 2345 b43_radio_mask(dev, B2055_C2_PD_RSSIMISC, 0xF8); 2346 state[2] = b43_radio_read(dev, B2055_C1_SP_RSSI) & 0x07; 2347 state[3] = b43_radio_read(dev, B2055_C2_SP_RSSI) & 0x07; 2348 2349 b43_nphy_rssi_select(dev, 5, type); 2350 b43_nphy_scale_offset_rssi(dev, 0, 0, 5, N_RAIL_I, type); 2351 b43_nphy_scale_offset_rssi(dev, 0, 0, 5, N_RAIL_Q, type); 2352 2353 for (vcm = 0; vcm < 4; vcm++) { 2354 u8 tmp[4]; 2355 for (j = 0; j < 4; j++) 2356 tmp[j] = vcm; 2357 if (type != N_RSSI_W2) 2358 b43_nphy_set_rssi_2055_vcm(dev, type, tmp); 2359 b43_nphy_poll_rssi(dev, type, results[vcm], 8); 2360 if (type == N_RSSI_W1 || type == N_RSSI_W2) 2361 for (j = 0; j < 2; j++) 2362 miniq[vcm][j] = min(results[vcm][2 * j], 2363 results[vcm][2 * j + 1]); 2364 } 2365 2366 for (i = 0; i < 4; i++) { 2367 s32 mind = 0x100000; 2368 u8 minvcm = 0; 2369 s32 minpoll = 249; 2370 s32 currd; 2371 for (vcm = 0; vcm < 4; vcm++) { 2372 if (type == N_RSSI_NB) 2373 currd = abs(results[vcm][i] - code * 8); 2374 else 2375 currd = abs(miniq[vcm][i / 2] - code * 8); 2376 2377 if (currd < mind) { 2378 mind = currd; 2379 minvcm = vcm; 2380 } 2381 2382 if (results[vcm][i] < minpoll) 2383 minpoll = results[vcm][i]; 2384 } 2385 results_min[i] = minpoll; 2386 vcm_final[i] = minvcm; 2387 } 2388 2389 if (type != N_RSSI_W2) 2390 b43_nphy_set_rssi_2055_vcm(dev, type, vcm_final); 2391 2392 for (i = 0; i < 4; i++) { 2393 offset[i] = (code * 8) - results[vcm_final[i]][i]; 2394 2395 if (offset[i] < 0) 2396 offset[i] = -((abs(offset[i]) + 4) / 8); 2397 else 2398 offset[i] = (offset[i] + 4) / 8; 2399 2400 if (results_min[i] == 248) 2401 offset[i] = code - 32; 2402 2403 core = (i / 2) ? 2 : 1; 2404 rail = (i % 2) ? N_RAIL_Q : N_RAIL_I; 2405 2406 b43_nphy_scale_offset_rssi(dev, 0, offset[i], core, rail, 2407 type); 2408 } 2409 2410 b43_radio_maskset(dev, B2055_C1_PD_RSSIMISC, 0xF8, state[0]); 2411 b43_radio_maskset(dev, B2055_C2_PD_RSSIMISC, 0xF8, state[1]); 2412 2413 switch (state[2]) { 2414 case 1: 2415 b43_nphy_rssi_select(dev, 1, N_RSSI_NB); 2416 break; 2417 case 4: 2418 b43_nphy_rssi_select(dev, 1, N_RSSI_W1); 2419 break; 2420 case 2: 2421 b43_nphy_rssi_select(dev, 1, N_RSSI_W2); 2422 break; 2423 default: 2424 b43_nphy_rssi_select(dev, 1, N_RSSI_W2); 2425 break; 2426 } 2427 2428 switch (state[3]) { 2429 case 1: 2430 b43_nphy_rssi_select(dev, 2, N_RSSI_NB); 2431 break; 2432 case 4: 2433 b43_nphy_rssi_select(dev, 2, N_RSSI_W1); 2434 break; 2435 default: 2436 b43_nphy_rssi_select(dev, 2, N_RSSI_W2); 2437 break; 2438 } 2439 2440 b43_nphy_rssi_select(dev, 0, type); 2441 2442 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, regs_save_phy[0]); 2443 b43_radio_write(dev, B2055_C1_PD_RXTX, regs_save_radio[0]); 2444 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, regs_save_phy[1]); 2445 b43_radio_write(dev, B2055_C2_PD_RXTX, regs_save_radio[1]); 2446 2447 b43_nphy_classifier(dev, 7, class); 2448 b43_nphy_write_clip_detection(dev, clip_state); 2449 /* Specs don't say about reset here, but it makes wl and b43 dumps 2450 identical, it really seems wl performs this */ 2451 b43_nphy_reset_cca(dev); 2452} 2453 2454/* 2455 * RSSI Calibration 2456 * https://bcm-v4.sipsolutions.net/802.11/PHY/N/RSSICal 2457 */ 2458static void b43_nphy_rssi_cal(struct b43_wldev *dev) 2459{ 2460 if (dev->phy.rev >= 19) { 2461 /* TODO */ 2462 } else if (dev->phy.rev >= 3) { 2463 b43_nphy_rev3_rssi_cal(dev); 2464 } else { 2465 b43_nphy_rev2_rssi_cal(dev, N_RSSI_NB); 2466 b43_nphy_rev2_rssi_cal(dev, N_RSSI_W1); 2467 b43_nphy_rev2_rssi_cal(dev, N_RSSI_W2); 2468 } 2469} 2470 2471/************************************************** 2472 * Workarounds 2473 **************************************************/ 2474 2475static void b43_nphy_gain_ctl_workarounds_rev19(struct b43_wldev *dev) 2476{ 2477 /* TODO */ 2478} 2479 2480static void b43_nphy_gain_ctl_workarounds_rev7(struct b43_wldev *dev) 2481{ 2482 struct b43_phy *phy = &dev->phy; 2483 2484 switch (phy->rev) { 2485 /* TODO */ 2486 } 2487} 2488 2489static void b43_nphy_gain_ctl_workarounds_rev3(struct b43_wldev *dev) 2490{ 2491 struct ssb_sprom *sprom = dev->dev->bus_sprom; 2492 2493 bool ghz5; 2494 bool ext_lna; 2495 u16 rssi_gain; 2496 struct nphy_gain_ctl_workaround_entry *e; 2497 u8 lpf_gain[6] = { 0x00, 0x06, 0x0C, 0x12, 0x12, 0x12 }; 2498 u8 lpf_bits[6] = { 0, 1, 2, 3, 3, 3 }; 2499 2500 /* Prepare values */ 2501 ghz5 = b43_phy_read(dev, B43_NPHY_BANDCTL) 2502 & B43_NPHY_BANDCTL_5GHZ; 2503 ext_lna = ghz5 ? sprom->boardflags_hi & B43_BFH_EXTLNA_5GHZ : 2504 sprom->boardflags_lo & B43_BFL_EXTLNA; 2505 e = b43_nphy_get_gain_ctl_workaround_ent(dev, ghz5, ext_lna); 2506 if (ghz5 && dev->phy.rev >= 5) 2507 rssi_gain = 0x90; 2508 else 2509 rssi_gain = 0x50; 2510 2511 b43_phy_set(dev, B43_NPHY_RXCTL, 0x0040); 2512 2513 /* Set Clip 2 detect */ 2514 b43_phy_set(dev, B43_NPHY_C1_CGAINI, B43_NPHY_C1_CGAINI_CL2DETECT); 2515 b43_phy_set(dev, B43_NPHY_C2_CGAINI, B43_NPHY_C2_CGAINI_CL2DETECT); 2516 2517 b43_radio_write(dev, B2056_RX0 | B2056_RX_BIASPOLE_LNAG1_IDAC, 2518 0x17); 2519 b43_radio_write(dev, B2056_RX1 | B2056_RX_BIASPOLE_LNAG1_IDAC, 2520 0x17); 2521 b43_radio_write(dev, B2056_RX0 | B2056_RX_LNAG2_IDAC, 0xF0); 2522 b43_radio_write(dev, B2056_RX1 | B2056_RX_LNAG2_IDAC, 0xF0); 2523 b43_radio_write(dev, B2056_RX0 | B2056_RX_RSSI_POLE, 0x00); 2524 b43_radio_write(dev, B2056_RX1 | B2056_RX_RSSI_POLE, 0x00); 2525 b43_radio_write(dev, B2056_RX0 | B2056_RX_RSSI_GAIN, 2526 rssi_gain); 2527 b43_radio_write(dev, B2056_RX1 | B2056_RX_RSSI_GAIN, 2528 rssi_gain); 2529 b43_radio_write(dev, B2056_RX0 | B2056_RX_BIASPOLE_LNAA1_IDAC, 2530 0x17); 2531 b43_radio_write(dev, B2056_RX1 | B2056_RX_BIASPOLE_LNAA1_IDAC, 2532 0x17); 2533 b43_radio_write(dev, B2056_RX0 | B2056_RX_LNAA2_IDAC, 0xFF); 2534 b43_radio_write(dev, B2056_RX1 | B2056_RX_LNAA2_IDAC, 0xFF); 2535 2536 b43_ntab_write_bulk(dev, B43_NTAB8(0, 8), 4, e->lna1_gain); 2537 b43_ntab_write_bulk(dev, B43_NTAB8(1, 8), 4, e->lna1_gain); 2538 b43_ntab_write_bulk(dev, B43_NTAB8(0, 16), 4, e->lna2_gain); 2539 b43_ntab_write_bulk(dev, B43_NTAB8(1, 16), 4, e->lna2_gain); 2540 b43_ntab_write_bulk(dev, B43_NTAB8(0, 32), 10, e->gain_db); 2541 b43_ntab_write_bulk(dev, B43_NTAB8(1, 32), 10, e->gain_db); 2542 b43_ntab_write_bulk(dev, B43_NTAB8(2, 32), 10, e->gain_bits); 2543 b43_ntab_write_bulk(dev, B43_NTAB8(3, 32), 10, e->gain_bits); 2544 b43_ntab_write_bulk(dev, B43_NTAB8(0, 0x40), 6, lpf_gain); 2545 b43_ntab_write_bulk(dev, B43_NTAB8(1, 0x40), 6, lpf_gain); 2546 b43_ntab_write_bulk(dev, B43_NTAB8(2, 0x40), 6, lpf_bits); 2547 b43_ntab_write_bulk(dev, B43_NTAB8(3, 0x40), 6, lpf_bits); 2548 2549 b43_phy_write(dev, B43_NPHY_REV3_C1_INITGAIN_A, e->init_gain); 2550 b43_phy_write(dev, B43_NPHY_REV3_C2_INITGAIN_A, e->init_gain); 2551 2552 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x106), 2, 2553 e->rfseq_init); 2554 2555 b43_phy_write(dev, B43_NPHY_REV3_C1_CLIP_HIGAIN_A, e->cliphi_gain); 2556 b43_phy_write(dev, B43_NPHY_REV3_C2_CLIP_HIGAIN_A, e->cliphi_gain); 2557 b43_phy_write(dev, B43_NPHY_REV3_C1_CLIP_MEDGAIN_A, e->clipmd_gain); 2558 b43_phy_write(dev, B43_NPHY_REV3_C2_CLIP_MEDGAIN_A, e->clipmd_gain); 2559 b43_phy_write(dev, B43_NPHY_REV3_C1_CLIP_LOGAIN_A, e->cliplo_gain); 2560 b43_phy_write(dev, B43_NPHY_REV3_C2_CLIP_LOGAIN_A, e->cliplo_gain); 2561 2562 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWER0, 0xFF00, e->crsmin); 2563 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWERL0, 0xFF00, e->crsminl); 2564 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWERU0, 0xFF00, e->crsminu); 2565 b43_phy_write(dev, B43_NPHY_C1_NBCLIPTHRES, e->nbclip); 2566 b43_phy_write(dev, B43_NPHY_C2_NBCLIPTHRES, e->nbclip); 2567 b43_phy_maskset(dev, B43_NPHY_C1_CLIPWBTHRES, 2568 ~B43_NPHY_C1_CLIPWBTHRES_CLIP2, e->wlclip); 2569 b43_phy_maskset(dev, B43_NPHY_C2_CLIPWBTHRES, 2570 ~B43_NPHY_C2_CLIPWBTHRES_CLIP2, e->wlclip); 2571 b43_phy_write(dev, B43_NPHY_CCK_SHIFTB_REF, 0x809C); 2572} 2573 2574static void b43_nphy_gain_ctl_workarounds_rev1_2(struct b43_wldev *dev) 2575{ 2576 struct b43_phy_n *nphy = dev->phy.n; 2577 2578 u8 i, j; 2579 u8 code; 2580 u16 tmp; 2581 u8 rfseq_events[3] = { 6, 8, 7 }; 2582 u8 rfseq_delays[3] = { 10, 30, 1 }; 2583 2584 /* Set Clip 2 detect */ 2585 b43_phy_set(dev, B43_NPHY_C1_CGAINI, B43_NPHY_C1_CGAINI_CL2DETECT); 2586 b43_phy_set(dev, B43_NPHY_C2_CGAINI, B43_NPHY_C2_CGAINI_CL2DETECT); 2587 2588 /* Set narrowband clip threshold */ 2589 b43_phy_write(dev, B43_NPHY_C1_NBCLIPTHRES, 0x84); 2590 b43_phy_write(dev, B43_NPHY_C2_NBCLIPTHRES, 0x84); 2591 2592 if (!b43_is_40mhz(dev)) { 2593 /* Set dwell lengths */ 2594 b43_phy_write(dev, B43_NPHY_CLIP1_NBDWELL_LEN, 0x002B); 2595 b43_phy_write(dev, B43_NPHY_CLIP2_NBDWELL_LEN, 0x002B); 2596 b43_phy_write(dev, B43_NPHY_W1CLIP1_DWELL_LEN, 0x0009); 2597 b43_phy_write(dev, B43_NPHY_W1CLIP2_DWELL_LEN, 0x0009); 2598 } 2599 2600 /* Set wideband clip 2 threshold */ 2601 b43_phy_maskset(dev, B43_NPHY_C1_CLIPWBTHRES, 2602 ~B43_NPHY_C1_CLIPWBTHRES_CLIP2, 21); 2603 b43_phy_maskset(dev, B43_NPHY_C2_CLIPWBTHRES, 2604 ~B43_NPHY_C2_CLIPWBTHRES_CLIP2, 21); 2605 2606 if (!b43_is_40mhz(dev)) { 2607 b43_phy_maskset(dev, B43_NPHY_C1_CGAINI, 2608 ~B43_NPHY_C1_CGAINI_GAINBKOFF, 0x1); 2609 b43_phy_maskset(dev, B43_NPHY_C2_CGAINI, 2610 ~B43_NPHY_C2_CGAINI_GAINBKOFF, 0x1); 2611 b43_phy_maskset(dev, B43_NPHY_C1_CCK_CGAINI, 2612 ~B43_NPHY_C1_CCK_CGAINI_GAINBKOFF, 0x1); 2613 b43_phy_maskset(dev, B43_NPHY_C2_CCK_CGAINI, 2614 ~B43_NPHY_C2_CCK_CGAINI_GAINBKOFF, 0x1); 2615 } 2616 2617 b43_phy_write(dev, B43_NPHY_CCK_SHIFTB_REF, 0x809C); 2618 2619 if (nphy->gain_boost) { 2620 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ && 2621 b43_is_40mhz(dev)) 2622 code = 4; 2623 else 2624 code = 5; 2625 } else { 2626 code = b43_is_40mhz(dev) ? 6 : 7; 2627 } 2628 2629 /* Set HPVGA2 index */ 2630 b43_phy_maskset(dev, B43_NPHY_C1_INITGAIN, ~B43_NPHY_C1_INITGAIN_HPVGA2, 2631 code << B43_NPHY_C1_INITGAIN_HPVGA2_SHIFT); 2632 b43_phy_maskset(dev, B43_NPHY_C2_INITGAIN, ~B43_NPHY_C2_INITGAIN_HPVGA2, 2633 code << B43_NPHY_C2_INITGAIN_HPVGA2_SHIFT); 2634 2635 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x1D06); 2636 /* specs say about 2 loops, but wl does 4 */ 2637 for (i = 0; i < 4; i++) 2638 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, (code << 8 | 0x7C)); 2639 2640 b43_nphy_adjust_lna_gain_table(dev); 2641 2642 if (nphy->elna_gain_config) { 2643 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x0808); 2644 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x0); 2645 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2646 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2647 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2648 2649 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x0C08); 2650 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x0); 2651 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2652 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2653 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0x1); 2654 2655 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x1D06); 2656 /* specs say about 2 loops, but wl does 4 */ 2657 for (i = 0; i < 4; i++) 2658 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 2659 (code << 8 | 0x74)); 2660 } 2661 2662 if (dev->phy.rev == 2) { 2663 for (i = 0; i < 4; i++) { 2664 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 2665 (0x0400 * i) + 0x0020); 2666 for (j = 0; j < 21; j++) { 2667 tmp = j * (i < 2 ? 3 : 1); 2668 b43_phy_write(dev, 2669 B43_NPHY_TABLE_DATALO, tmp); 2670 } 2671 } 2672 } 2673 2674 b43_nphy_set_rf_sequence(dev, 5, rfseq_events, rfseq_delays, 3); 2675 b43_phy_maskset(dev, B43_NPHY_OVER_DGAIN1, 2676 ~B43_NPHY_OVER_DGAIN_CCKDGECV & 0xFFFF, 2677 0x5A << B43_NPHY_OVER_DGAIN_CCKDGECV_SHIFT); 2678 2679 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 2680 b43_phy_maskset(dev, B43_PHY_N(0xC5D), 0xFF80, 4); 2681} 2682 2683/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/WorkaroundsGainCtrl */ 2684static void b43_nphy_gain_ctl_workarounds(struct b43_wldev *dev) 2685{ 2686 if (dev->phy.rev >= 19) 2687 b43_nphy_gain_ctl_workarounds_rev19(dev); 2688 else if (dev->phy.rev >= 7) 2689 b43_nphy_gain_ctl_workarounds_rev7(dev); 2690 else if (dev->phy.rev >= 3) 2691 b43_nphy_gain_ctl_workarounds_rev3(dev); 2692 else 2693 b43_nphy_gain_ctl_workarounds_rev1_2(dev); 2694} 2695 2696static void b43_nphy_workarounds_rev7plus(struct b43_wldev *dev) 2697{ 2698 struct ssb_sprom *sprom = dev->dev->bus_sprom; 2699 struct b43_phy *phy = &dev->phy; 2700 2701 /* TX to RX */ 2702 u8 tx2rx_events[7] = { 4, 3, 5, 2, 1, 8, 31, }; 2703 u8 tx2rx_delays[7] = { 8, 4, 4, 4, 4, 6, 1, }; 2704 /* RX to TX */ 2705 u8 rx2tx_events_ipa[9] = { 0x0, 0x1, 0x2, 0x8, 0x5, 0x6, 0xF, 0x3, 2706 0x1F }; 2707 u8 rx2tx_delays_ipa[9] = { 8, 6, 6, 4, 4, 16, 43, 1, 1 }; 2708 2709 static const u16 ntab7_15e_16e[] = { 0, 0x10f, 0x10f }; 2710 u8 ntab7_138_146[] = { 0x11, 0x11 }; 2711 u8 ntab7_133[] = { 0x77, 0x11, 0x11 }; 2712 2713 u16 lpf_ofdm_20mhz[2], lpf_ofdm_40mhz[2], lpf_11b[2]; 2714 u16 bcap_val; 2715 s16 bcap_val_11b[2], bcap_val_11n_20[2], bcap_val_11n_40[2]; 2716 u16 scap_val; 2717 s16 scap_val_11b[2], scap_val_11n_20[2], scap_val_11n_40[2]; 2718 bool rccal_ovrd = false; 2719 2720 u16 bias, conv, filt; 2721 2722 u32 noise_tbl[2]; 2723 2724 u32 tmp32; 2725 u8 core; 2726 2727 b43_phy_write(dev, B43_NPHY_PHASETR_A0, 0x0125); 2728 b43_phy_write(dev, B43_NPHY_PHASETR_A1, 0x01b3); 2729 b43_phy_write(dev, B43_NPHY_PHASETR_A2, 0x0105); 2730 b43_phy_write(dev, B43_NPHY_PHASETR_B0, 0x016e); 2731 b43_phy_write(dev, B43_NPHY_PHASETR_B1, 0x00cd); 2732 b43_phy_write(dev, B43_NPHY_PHASETR_B2, 0x0020); 2733 2734 if (phy->rev == 7) { 2735 b43_phy_set(dev, B43_NPHY_FINERX2_CGC, 0x10); 2736 b43_phy_maskset(dev, B43_NPHY_FREQGAIN0, 0xFF80, 0x0020); 2737 b43_phy_maskset(dev, B43_NPHY_FREQGAIN0, 0x80FF, 0x2700); 2738 b43_phy_maskset(dev, B43_NPHY_FREQGAIN1, 0xFF80, 0x002E); 2739 b43_phy_maskset(dev, B43_NPHY_FREQGAIN1, 0x80FF, 0x3300); 2740 b43_phy_maskset(dev, B43_NPHY_FREQGAIN2, 0xFF80, 0x0037); 2741 b43_phy_maskset(dev, B43_NPHY_FREQGAIN2, 0x80FF, 0x3A00); 2742 b43_phy_maskset(dev, B43_NPHY_FREQGAIN3, 0xFF80, 0x003C); 2743 b43_phy_maskset(dev, B43_NPHY_FREQGAIN3, 0x80FF, 0x3E00); 2744 b43_phy_maskset(dev, B43_NPHY_FREQGAIN4, 0xFF80, 0x003E); 2745 b43_phy_maskset(dev, B43_NPHY_FREQGAIN4, 0x80FF, 0x3F00); 2746 b43_phy_maskset(dev, B43_NPHY_FREQGAIN5, 0xFF80, 0x0040); 2747 b43_phy_maskset(dev, B43_NPHY_FREQGAIN5, 0x80FF, 0x4000); 2748 b43_phy_maskset(dev, B43_NPHY_FREQGAIN6, 0xFF80, 0x0040); 2749 b43_phy_maskset(dev, B43_NPHY_FREQGAIN6, 0x80FF, 0x4000); 2750 b43_phy_maskset(dev, B43_NPHY_FREQGAIN7, 0xFF80, 0x0040); 2751 b43_phy_maskset(dev, B43_NPHY_FREQGAIN7, 0x80FF, 0x4000); 2752 } 2753 2754 if (phy->rev >= 16) { 2755 b43_phy_write(dev, B43_NPHY_FORCEFRONT0, 0x7ff); 2756 b43_phy_write(dev, B43_NPHY_FORCEFRONT1, 0x7ff); 2757 } else if (phy->rev <= 8) { 2758 b43_phy_write(dev, B43_NPHY_FORCEFRONT0, 0x1B0); 2759 b43_phy_write(dev, B43_NPHY_FORCEFRONT1, 0x1B0); 2760 } 2761 2762 if (phy->rev >= 16) 2763 b43_phy_maskset(dev, B43_NPHY_TXTAILCNT, ~0xFF, 0xa0); 2764 else if (phy->rev >= 8) 2765 b43_phy_maskset(dev, B43_NPHY_TXTAILCNT, ~0xFF, 0x72); 2766 2767 b43_ntab_write(dev, B43_NTAB16(8, 0x00), 2); 2768 b43_ntab_write(dev, B43_NTAB16(8, 0x10), 2); 2769 tmp32 = b43_ntab_read(dev, B43_NTAB32(30, 0)); 2770 tmp32 &= 0xffffff; 2771 b43_ntab_write(dev, B43_NTAB32(30, 0), tmp32); 2772 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x15d), 3, ntab7_15e_16e); 2773 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x16d), 3, ntab7_15e_16e); 2774 2775 b43_nphy_set_rf_sequence(dev, 1, tx2rx_events, tx2rx_delays, 2776 ARRAY_SIZE(tx2rx_events)); 2777 if (b43_nphy_ipa(dev)) 2778 b43_nphy_set_rf_sequence(dev, 0, rx2tx_events_ipa, 2779 rx2tx_delays_ipa, ARRAY_SIZE(rx2tx_events_ipa)); 2780 2781 b43_phy_maskset(dev, B43_NPHY_EPS_OVERRIDEI_0, 0x3FFF, 0x4000); 2782 b43_phy_maskset(dev, B43_NPHY_EPS_OVERRIDEI_1, 0x3FFF, 0x4000); 2783 2784 for (core = 0; core < 2; core++) { 2785 lpf_ofdm_20mhz[core] = b43_nphy_read_lpf_ctl(dev, 0x154 + core * 0x10); 2786 lpf_ofdm_40mhz[core] = b43_nphy_read_lpf_ctl(dev, 0x159 + core * 0x10); 2787 lpf_11b[core] = b43_nphy_read_lpf_ctl(dev, 0x152 + core * 0x10); 2788 } 2789 2790 bcap_val = b43_radio_read(dev, R2057_RCCAL_BCAP_VAL); 2791 scap_val = b43_radio_read(dev, R2057_RCCAL_SCAP_VAL); 2792 2793 if (b43_nphy_ipa(dev)) { 2794 bool ghz2 = b43_current_band(dev->wl) == NL80211_BAND_2GHZ; 2795 2796 switch (phy->radio_rev) { 2797 case 5: 2798 /* Check radio version (to be 0) by PHY rev for now */ 2799 if (phy->rev == 8 && b43_is_40mhz(dev)) { 2800 for (core = 0; core < 2; core++) { 2801 scap_val_11b[core] = scap_val; 2802 bcap_val_11b[core] = bcap_val; 2803 scap_val_11n_20[core] = scap_val; 2804 bcap_val_11n_20[core] = bcap_val; 2805 scap_val_11n_40[core] = 0xc; 2806 bcap_val_11n_40[core] = 0xc; 2807 } 2808 2809 rccal_ovrd = true; 2810 } 2811 if (phy->rev == 9) { 2812 /* TODO: Radio version 1 (e.g. BCM5357B0) */ 2813 } 2814 break; 2815 case 7: 2816 case 8: 2817 for (core = 0; core < 2; core++) { 2818 scap_val_11b[core] = scap_val; 2819 bcap_val_11b[core] = bcap_val; 2820 lpf_ofdm_20mhz[core] = 4; 2821 lpf_11b[core] = 1; 2822 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 2823 scap_val_11n_20[core] = 0xc; 2824 bcap_val_11n_20[core] = 0xc; 2825 scap_val_11n_40[core] = 0xa; 2826 bcap_val_11n_40[core] = 0xa; 2827 } else { 2828 scap_val_11n_20[core] = 0x14; 2829 bcap_val_11n_20[core] = 0x14; 2830 scap_val_11n_40[core] = 0xf; 2831 bcap_val_11n_40[core] = 0xf; 2832 } 2833 } 2834 2835 rccal_ovrd = true; 2836 break; 2837 case 9: 2838 for (core = 0; core < 2; core++) { 2839 bcap_val_11b[core] = bcap_val; 2840 scap_val_11b[core] = scap_val; 2841 lpf_11b[core] = 1; 2842 2843 if (ghz2) { 2844 bcap_val_11n_20[core] = bcap_val + 13; 2845 scap_val_11n_20[core] = scap_val + 15; 2846 } else { 2847 bcap_val_11n_20[core] = bcap_val + 14; 2848 scap_val_11n_20[core] = scap_val + 15; 2849 } 2850 lpf_ofdm_20mhz[core] = 4; 2851 2852 if (ghz2) { 2853 bcap_val_11n_40[core] = bcap_val - 7; 2854 scap_val_11n_40[core] = scap_val - 5; 2855 } else { 2856 bcap_val_11n_40[core] = bcap_val + 2; 2857 scap_val_11n_40[core] = scap_val + 4; 2858 } 2859 lpf_ofdm_40mhz[core] = 4; 2860 } 2861 2862 rccal_ovrd = true; 2863 break; 2864 case 14: 2865 for (core = 0; core < 2; core++) { 2866 bcap_val_11b[core] = bcap_val; 2867 scap_val_11b[core] = scap_val; 2868 lpf_11b[core] = 1; 2869 } 2870 2871 bcap_val_11n_20[0] = bcap_val + 20; 2872 scap_val_11n_20[0] = scap_val + 20; 2873 lpf_ofdm_20mhz[0] = 3; 2874 2875 bcap_val_11n_20[1] = bcap_val + 16; 2876 scap_val_11n_20[1] = scap_val + 16; 2877 lpf_ofdm_20mhz[1] = 3; 2878 2879 bcap_val_11n_40[0] = bcap_val + 20; 2880 scap_val_11n_40[0] = scap_val + 20; 2881 lpf_ofdm_40mhz[0] = 4; 2882 2883 bcap_val_11n_40[1] = bcap_val + 10; 2884 scap_val_11n_40[1] = scap_val + 10; 2885 lpf_ofdm_40mhz[1] = 4; 2886 2887 rccal_ovrd = true; 2888 break; 2889 } 2890 } else { 2891 if (phy->radio_rev == 5) { 2892 for (core = 0; core < 2; core++) { 2893 lpf_ofdm_20mhz[core] = 1; 2894 lpf_ofdm_40mhz[core] = 3; 2895 scap_val_11b[core] = scap_val; 2896 bcap_val_11b[core] = bcap_val; 2897 scap_val_11n_20[core] = 0x11; 2898 scap_val_11n_40[core] = 0x11; 2899 bcap_val_11n_20[core] = 0x13; 2900 bcap_val_11n_40[core] = 0x13; 2901 } 2902 2903 rccal_ovrd = true; 2904 } 2905 } 2906 if (rccal_ovrd) { 2907 u16 rx2tx_lut_20_11b[2], rx2tx_lut_20_11n[2], rx2tx_lut_40_11n[2]; 2908 u8 rx2tx_lut_extra = 1; 2909 2910 for (core = 0; core < 2; core++) { 2911 bcap_val_11b[core] = clamp_val(bcap_val_11b[core], 0, 0x1f); 2912 scap_val_11b[core] = clamp_val(scap_val_11b[core], 0, 0x1f); 2913 bcap_val_11n_20[core] = clamp_val(bcap_val_11n_20[core], 0, 0x1f); 2914 scap_val_11n_20[core] = clamp_val(scap_val_11n_20[core], 0, 0x1f); 2915 bcap_val_11n_40[core] = clamp_val(bcap_val_11n_40[core], 0, 0x1f); 2916 scap_val_11n_40[core] = clamp_val(scap_val_11n_40[core], 0, 0x1f); 2917 2918 rx2tx_lut_20_11b[core] = (rx2tx_lut_extra << 13) | 2919 (bcap_val_11b[core] << 8) | 2920 (scap_val_11b[core] << 3) | 2921 lpf_11b[core]; 2922 rx2tx_lut_20_11n[core] = (rx2tx_lut_extra << 13) | 2923 (bcap_val_11n_20[core] << 8) | 2924 (scap_val_11n_20[core] << 3) | 2925 lpf_ofdm_20mhz[core]; 2926 rx2tx_lut_40_11n[core] = (rx2tx_lut_extra << 13) | 2927 (bcap_val_11n_40[core] << 8) | 2928 (scap_val_11n_40[core] << 3) | 2929 lpf_ofdm_40mhz[core]; 2930 } 2931 2932 for (core = 0; core < 2; core++) { 2933 b43_ntab_write(dev, B43_NTAB16(7, 0x152 + core * 16), 2934 rx2tx_lut_20_11b[core]); 2935 b43_ntab_write(dev, B43_NTAB16(7, 0x153 + core * 16), 2936 rx2tx_lut_20_11n[core]); 2937 b43_ntab_write(dev, B43_NTAB16(7, 0x154 + core * 16), 2938 rx2tx_lut_20_11n[core]); 2939 b43_ntab_write(dev, B43_NTAB16(7, 0x155 + core * 16), 2940 rx2tx_lut_40_11n[core]); 2941 b43_ntab_write(dev, B43_NTAB16(7, 0x156 + core * 16), 2942 rx2tx_lut_40_11n[core]); 2943 b43_ntab_write(dev, B43_NTAB16(7, 0x157 + core * 16), 2944 rx2tx_lut_40_11n[core]); 2945 b43_ntab_write(dev, B43_NTAB16(7, 0x158 + core * 16), 2946 rx2tx_lut_40_11n[core]); 2947 b43_ntab_write(dev, B43_NTAB16(7, 0x159 + core * 16), 2948 rx2tx_lut_40_11n[core]); 2949 } 2950 } 2951 2952 b43_phy_write(dev, 0x32F, 0x3); 2953 2954 if (phy->radio_rev == 4 || phy->radio_rev == 6) 2955 b43_nphy_rf_ctl_override_rev7(dev, 4, 1, 3, false, 0); 2956 2957 if (phy->radio_rev == 3 || phy->radio_rev == 4 || phy->radio_rev == 6) { 2958 if (sprom->revision && 2959 sprom->boardflags2_hi & B43_BFH2_IPALVLSHIFT_3P3) { 2960 b43_radio_write(dev, 0x5, 0x05); 2961 b43_radio_write(dev, 0x6, 0x30); 2962 b43_radio_write(dev, 0x7, 0x00); 2963 b43_radio_set(dev, 0x4f, 0x1); 2964 b43_radio_set(dev, 0xd4, 0x1); 2965 bias = 0x1f; 2966 conv = 0x6f; 2967 filt = 0xaa; 2968 } else { 2969 bias = 0x2b; 2970 conv = 0x7f; 2971 filt = 0xee; 2972 } 2973 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 2974 for (core = 0; core < 2; core++) { 2975 if (core == 0) { 2976 b43_radio_write(dev, 0x5F, bias); 2977 b43_radio_write(dev, 0x64, conv); 2978 b43_radio_write(dev, 0x66, filt); 2979 } else { 2980 b43_radio_write(dev, 0xE8, bias); 2981 b43_radio_write(dev, 0xE9, conv); 2982 b43_radio_write(dev, 0xEB, filt); 2983 } 2984 } 2985 } 2986 } 2987 2988 if (b43_nphy_ipa(dev)) { 2989 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 2990 if (phy->radio_rev == 3 || phy->radio_rev == 4 || 2991 phy->radio_rev == 6) { 2992 for (core = 0; core < 2; core++) { 2993 if (core == 0) 2994 b43_radio_write(dev, 0x51, 2995 0x7f); 2996 else 2997 b43_radio_write(dev, 0xd6, 2998 0x7f); 2999 } 3000 } 3001 switch (phy->radio_rev) { 3002 case 3: 3003 for (core = 0; core < 2; core++) { 3004 if (core == 0) { 3005 b43_radio_write(dev, 0x64, 3006 0x13); 3007 b43_radio_write(dev, 0x5F, 3008 0x1F); 3009 b43_radio_write(dev, 0x66, 3010 0xEE); 3011 b43_radio_write(dev, 0x59, 3012 0x8A); 3013 b43_radio_write(dev, 0x80, 3014 0x3E); 3015 } else { 3016 b43_radio_write(dev, 0x69, 3017 0x13); 3018 b43_radio_write(dev, 0xE8, 3019 0x1F); 3020 b43_radio_write(dev, 0xEB, 3021 0xEE); 3022 b43_radio_write(dev, 0xDE, 3023 0x8A); 3024 b43_radio_write(dev, 0x105, 3025 0x3E); 3026 } 3027 } 3028 break; 3029 case 7: 3030 case 8: 3031 if (!b43_is_40mhz(dev)) { 3032 b43_radio_write(dev, 0x5F, 0x14); 3033 b43_radio_write(dev, 0xE8, 0x12); 3034 } else { 3035 b43_radio_write(dev, 0x5F, 0x16); 3036 b43_radio_write(dev, 0xE8, 0x16); 3037 } 3038 break; 3039 case 14: 3040 for (core = 0; core < 2; core++) { 3041 int o = core ? 0x85 : 0; 3042 3043 b43_radio_write(dev, o + R2057_IPA2G_CASCONV_CORE0, 0x13); 3044 b43_radio_write(dev, o + R2057_TXMIX2G_TUNE_BOOST_PU_CORE0, 0x21); 3045 b43_radio_write(dev, o + R2057_IPA2G_BIAS_FILTER_CORE0, 0xff); 3046 b43_radio_write(dev, o + R2057_PAD2G_IDACS_CORE0, 0x88); 3047 b43_radio_write(dev, o + R2057_PAD2G_TUNE_PUS_CORE0, 0x23); 3048 b43_radio_write(dev, o + R2057_IPA2G_IMAIN_CORE0, 0x16); 3049 b43_radio_write(dev, o + R2057_PAD_BIAS_FILTER_BWS_CORE0, 0x3e); 3050 b43_radio_write(dev, o + R2057_BACKUP1_CORE0, 0x10); 3051 } 3052 break; 3053 } 3054 } else { 3055 u16 freq = phy->chandef->chan->center_freq; 3056 if ((freq >= 5180 && freq <= 5230) || 3057 (freq >= 5745 && freq <= 5805)) { 3058 b43_radio_write(dev, 0x7D, 0xFF); 3059 b43_radio_write(dev, 0xFE, 0xFF); 3060 } 3061 } 3062 } else { 3063 if (phy->radio_rev != 5) { 3064 for (core = 0; core < 2; core++) { 3065 if (core == 0) { 3066 b43_radio_write(dev, 0x5c, 0x61); 3067 b43_radio_write(dev, 0x51, 0x70); 3068 } else { 3069 b43_radio_write(dev, 0xe1, 0x61); 3070 b43_radio_write(dev, 0xd6, 0x70); 3071 } 3072 } 3073 } 3074 } 3075 3076 if (phy->radio_rev == 4) { 3077 b43_ntab_write(dev, B43_NTAB16(8, 0x05), 0x20); 3078 b43_ntab_write(dev, B43_NTAB16(8, 0x15), 0x20); 3079 for (core = 0; core < 2; core++) { 3080 if (core == 0) { 3081 b43_radio_write(dev, 0x1a1, 0x00); 3082 b43_radio_write(dev, 0x1a2, 0x3f); 3083 b43_radio_write(dev, 0x1a6, 0x3f); 3084 } else { 3085 b43_radio_write(dev, 0x1a7, 0x00); 3086 b43_radio_write(dev, 0x1ab, 0x3f); 3087 b43_radio_write(dev, 0x1ac, 0x3f); 3088 } 3089 } 3090 } else { 3091 b43_phy_set(dev, B43_NPHY_AFECTL_C1, 0x4); 3092 b43_phy_set(dev, B43_NPHY_AFECTL_OVER1, 0x4); 3093 b43_phy_set(dev, B43_NPHY_AFECTL_C2, 0x4); 3094 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x4); 3095 3096 b43_phy_mask(dev, B43_NPHY_AFECTL_C1, ~0x1); 3097 b43_phy_set(dev, B43_NPHY_AFECTL_OVER1, 0x1); 3098 b43_phy_mask(dev, B43_NPHY_AFECTL_C2, ~0x1); 3099 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x1); 3100 b43_ntab_write(dev, B43_NTAB16(8, 0x05), 0); 3101 b43_ntab_write(dev, B43_NTAB16(8, 0x15), 0); 3102 3103 b43_phy_mask(dev, B43_NPHY_AFECTL_C1, ~0x4); 3104 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER1, ~0x4); 3105 b43_phy_mask(dev, B43_NPHY_AFECTL_C2, ~0x4); 3106 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER, ~0x4); 3107 } 3108 3109 b43_phy_write(dev, B43_NPHY_ENDROP_TLEN, 0x2); 3110 3111 b43_ntab_write(dev, B43_NTAB32(16, 0x100), 20); 3112 b43_ntab_write_bulk(dev, B43_NTAB8(7, 0x138), 2, ntab7_138_146); 3113 b43_ntab_write(dev, B43_NTAB16(7, 0x141), 0x77); 3114 b43_ntab_write_bulk(dev, B43_NTAB8(7, 0x133), 3, ntab7_133); 3115 b43_ntab_write_bulk(dev, B43_NTAB8(7, 0x146), 2, ntab7_138_146); 3116 b43_ntab_write(dev, B43_NTAB16(7, 0x123), 0x77); 3117 b43_ntab_write(dev, B43_NTAB16(7, 0x12A), 0x77); 3118 3119 b43_ntab_read_bulk(dev, B43_NTAB32(16, 0x02), 1, noise_tbl); 3120 noise_tbl[1] = b43_is_40mhz(dev) ? 0x14D : 0x18D; 3121 b43_ntab_write_bulk(dev, B43_NTAB32(16, 0x02), 2, noise_tbl); 3122 3123 b43_ntab_read_bulk(dev, B43_NTAB32(16, 0x7E), 1, noise_tbl); 3124 noise_tbl[1] = b43_is_40mhz(dev) ? 0x14D : 0x18D; 3125 b43_ntab_write_bulk(dev, B43_NTAB32(16, 0x7E), 2, noise_tbl); 3126 3127 b43_nphy_gain_ctl_workarounds(dev); 3128 3129 /* TODO 3130 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x08), 4, 3131 aux_adc_vmid_rev7_core0); 3132 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x18), 4, 3133 aux_adc_vmid_rev7_core1); 3134 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x0C), 4, 3135 aux_adc_gain_rev7); 3136 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x1C), 4, 3137 aux_adc_gain_rev7); 3138 */ 3139} 3140 3141static void b43_nphy_workarounds_rev3plus(struct b43_wldev *dev) 3142{ 3143 struct b43_phy_n *nphy = dev->phy.n; 3144 struct ssb_sprom *sprom = dev->dev->bus_sprom; 3145 3146 /* TX to RX */ 3147 u8 tx2rx_events[7] = { 0x4, 0x3, 0x5, 0x2, 0x1, 0x8, 0x1F }; 3148 u8 tx2rx_delays[7] = { 8, 4, 4, 4, 4, 6, 1 }; 3149 /* RX to TX */ 3150 u8 rx2tx_events_ipa[9] = { 0x0, 0x1, 0x2, 0x8, 0x5, 0x6, 0xF, 0x3, 3151 0x1F }; 3152 u8 rx2tx_delays_ipa[9] = { 8, 6, 6, 4, 4, 16, 43, 1, 1 }; 3153 u8 rx2tx_events[9] = { 0x0, 0x1, 0x2, 0x8, 0x5, 0x6, 0x3, 0x4, 0x1F }; 3154 u8 rx2tx_delays[9] = { 8, 6, 6, 4, 4, 18, 42, 1, 1 }; 3155 3156 u16 vmids[5][4] = { 3157 { 0xa2, 0xb4, 0xb4, 0x89, }, /* 0 */ 3158 { 0xb4, 0xb4, 0xb4, 0x24, }, /* 1 */ 3159 { 0xa2, 0xb4, 0xb4, 0x74, }, /* 2 */ 3160 { 0xa2, 0xb4, 0xb4, 0x270, }, /* 3 */ 3161 { 0xa2, 0xb4, 0xb4, 0x00, }, /* 4 and 5 */ 3162 }; 3163 u16 gains[5][4] = { 3164 { 0x02, 0x02, 0x02, 0x00, }, /* 0 */ 3165 { 0x02, 0x02, 0x02, 0x02, }, /* 1 */ 3166 { 0x02, 0x02, 0x02, 0x04, }, /* 2 */ 3167 { 0x02, 0x02, 0x02, 0x00, }, /* 3 */ 3168 { 0x02, 0x02, 0x02, 0x00, }, /* 4 and 5 */ 3169 }; 3170 u16 *vmid, *gain; 3171 3172 u8 pdet_range; 3173 u16 tmp16; 3174 u32 tmp32; 3175 3176 b43_phy_write(dev, B43_NPHY_FORCEFRONT0, 0x1f8); 3177 b43_phy_write(dev, B43_NPHY_FORCEFRONT1, 0x1f8); 3178 3179 tmp32 = b43_ntab_read(dev, B43_NTAB32(30, 0)); 3180 tmp32 &= 0xffffff; 3181 b43_ntab_write(dev, B43_NTAB32(30, 0), tmp32); 3182 3183 b43_phy_write(dev, B43_NPHY_PHASETR_A0, 0x0125); 3184 b43_phy_write(dev, B43_NPHY_PHASETR_A1, 0x01B3); 3185 b43_phy_write(dev, B43_NPHY_PHASETR_A2, 0x0105); 3186 b43_phy_write(dev, B43_NPHY_PHASETR_B0, 0x016E); 3187 b43_phy_write(dev, B43_NPHY_PHASETR_B1, 0x00CD); 3188 b43_phy_write(dev, B43_NPHY_PHASETR_B2, 0x0020); 3189 3190 b43_phy_write(dev, B43_NPHY_REV3_C1_CLIP_LOGAIN_B, 0x000C); 3191 b43_phy_write(dev, B43_NPHY_REV3_C2_CLIP_LOGAIN_B, 0x000C); 3192 3193 /* TX to RX */ 3194 b43_nphy_set_rf_sequence(dev, 1, tx2rx_events, tx2rx_delays, 3195 ARRAY_SIZE(tx2rx_events)); 3196 3197 /* RX to TX */ 3198 if (b43_nphy_ipa(dev)) 3199 b43_nphy_set_rf_sequence(dev, 0, rx2tx_events_ipa, 3200 rx2tx_delays_ipa, ARRAY_SIZE(rx2tx_events_ipa)); 3201 if (nphy->hw_phyrxchain != 3 && 3202 nphy->hw_phyrxchain != nphy->hw_phytxchain) { 3203 if (b43_nphy_ipa(dev)) { 3204 rx2tx_delays[5] = 59; 3205 rx2tx_delays[6] = 1; 3206 rx2tx_events[7] = 0x1F; 3207 } 3208 b43_nphy_set_rf_sequence(dev, 0, rx2tx_events, rx2tx_delays, 3209 ARRAY_SIZE(rx2tx_events)); 3210 } 3211 3212 tmp16 = (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) ? 3213 0x2 : 0x9C40; 3214 b43_phy_write(dev, B43_NPHY_ENDROP_TLEN, tmp16); 3215 3216 b43_phy_maskset(dev, B43_NPHY_SGILTRNOFFSET, 0xF0FF, 0x0700); 3217 3218 if (!b43_is_40mhz(dev)) { 3219 b43_ntab_write(dev, B43_NTAB32(16, 3), 0x18D); 3220 b43_ntab_write(dev, B43_NTAB32(16, 127), 0x18D); 3221 } else { 3222 b43_ntab_write(dev, B43_NTAB32(16, 3), 0x14D); 3223 b43_ntab_write(dev, B43_NTAB32(16, 127), 0x14D); 3224 } 3225 3226 b43_nphy_gain_ctl_workarounds(dev); 3227 3228 b43_ntab_write(dev, B43_NTAB16(8, 0), 2); 3229 b43_ntab_write(dev, B43_NTAB16(8, 16), 2); 3230 3231 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 3232 pdet_range = sprom->fem.ghz2.pdet_range; 3233 else 3234 pdet_range = sprom->fem.ghz5.pdet_range; 3235 vmid = vmids[min_t(u16, pdet_range, 4)]; 3236 gain = gains[min_t(u16, pdet_range, 4)]; 3237 switch (pdet_range) { 3238 case 3: 3239 if (!(dev->phy.rev >= 4 && 3240 b43_current_band(dev->wl) == NL80211_BAND_2GHZ)) 3241 break; 3242 fallthrough; 3243 case 0: 3244 case 1: 3245 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x08), 4, vmid); 3246 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x18), 4, vmid); 3247 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x0c), 4, gain); 3248 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x1c), 4, gain); 3249 break; 3250 case 2: 3251 if (dev->phy.rev >= 6) { 3252 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 3253 vmid[3] = 0x94; 3254 else 3255 vmid[3] = 0x8e; 3256 gain[3] = 3; 3257 } else if (dev->phy.rev == 5) { 3258 vmid[3] = 0x84; 3259 gain[3] = 2; 3260 } 3261 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x08), 4, vmid); 3262 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x18), 4, vmid); 3263 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x0c), 4, gain); 3264 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x1c), 4, gain); 3265 break; 3266 case 4: 3267 case 5: 3268 if (b43_current_band(dev->wl) != NL80211_BAND_2GHZ) { 3269 if (pdet_range == 4) { 3270 vmid[3] = 0x8e; 3271 tmp16 = 0x96; 3272 gain[3] = 0x2; 3273 } else { 3274 vmid[3] = 0x89; 3275 tmp16 = 0x89; 3276 gain[3] = 0; 3277 } 3278 } else { 3279 if (pdet_range == 4) { 3280 vmid[3] = 0x89; 3281 tmp16 = 0x8b; 3282 gain[3] = 0x2; 3283 } else { 3284 vmid[3] = 0x74; 3285 tmp16 = 0x70; 3286 gain[3] = 0; 3287 } 3288 } 3289 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x08), 4, vmid); 3290 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x0c), 4, gain); 3291 vmid[3] = tmp16; 3292 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x18), 4, vmid); 3293 b43_ntab_write_bulk(dev, B43_NTAB16(8, 0x1c), 4, gain); 3294 break; 3295 } 3296 3297 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXA_MAST_BIAS, 0x00); 3298 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXA_MAST_BIAS, 0x00); 3299 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXA_BIAS_MAIN, 0x06); 3300 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXA_BIAS_MAIN, 0x06); 3301 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXA_BIAS_AUX, 0x07); 3302 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXA_BIAS_AUX, 0x07); 3303 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXA_LOB_BIAS, 0x88); 3304 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXA_LOB_BIAS, 0x88); 3305 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXA_CMFB_IDAC, 0x00); 3306 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXA_CMFB_IDAC, 0x00); 3307 b43_radio_write(dev, B2056_RX0 | B2056_RX_MIXG_CMFB_IDAC, 0x00); 3308 b43_radio_write(dev, B2056_RX1 | B2056_RX_MIXG_CMFB_IDAC, 0x00); 3309 3310 /* N PHY WAR TX Chain Update with hw_phytxchain as argument */ 3311 3312 if ((sprom->boardflags2_lo & B43_BFL2_APLL_WAR && 3313 b43_current_band(dev->wl) == NL80211_BAND_5GHZ) || 3314 (sprom->boardflags2_lo & B43_BFL2_GPLL_WAR && 3315 b43_current_band(dev->wl) == NL80211_BAND_2GHZ)) 3316 tmp32 = 0x00088888; 3317 else 3318 tmp32 = 0x88888888; 3319 b43_ntab_write(dev, B43_NTAB32(30, 1), tmp32); 3320 b43_ntab_write(dev, B43_NTAB32(30, 2), tmp32); 3321 b43_ntab_write(dev, B43_NTAB32(30, 3), tmp32); 3322 3323 if (dev->phy.rev == 4 && 3324 b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 3325 b43_radio_write(dev, B2056_TX0 | B2056_TX_GMBB_IDAC, 3326 0x70); 3327 b43_radio_write(dev, B2056_TX1 | B2056_TX_GMBB_IDAC, 3328 0x70); 3329 } 3330 3331 /* Dropped probably-always-true condition */ 3332 b43_phy_write(dev, B43_NPHY_ED_CRS40ASSERTTHRESH0, 0x03eb); 3333 b43_phy_write(dev, B43_NPHY_ED_CRS40ASSERTTHRESH1, 0x03eb); 3334 b43_phy_write(dev, B43_NPHY_ED_CRS40DEASSERTTHRESH0, 0x0341); 3335 b43_phy_write(dev, B43_NPHY_ED_CRS40DEASSERTTHRESH1, 0x0341); 3336 b43_phy_write(dev, B43_NPHY_ED_CRS20LASSERTTHRESH0, 0x042b); 3337 b43_phy_write(dev, B43_NPHY_ED_CRS20LASSERTTHRESH1, 0x042b); 3338 b43_phy_write(dev, B43_NPHY_ED_CRS20LDEASSERTTHRESH0, 0x0381); 3339 b43_phy_write(dev, B43_NPHY_ED_CRS20LDEASSERTTHRESH1, 0x0381); 3340 b43_phy_write(dev, B43_NPHY_ED_CRS20UASSERTTHRESH0, 0x042b); 3341 b43_phy_write(dev, B43_NPHY_ED_CRS20UASSERTTHRESH1, 0x042b); 3342 b43_phy_write(dev, B43_NPHY_ED_CRS20UDEASSERTTHRESH0, 0x0381); 3343 b43_phy_write(dev, B43_NPHY_ED_CRS20UDEASSERTTHRESH1, 0x0381); 3344 3345 if (dev->phy.rev >= 6 && sprom->boardflags2_lo & B43_BFL2_SINGLEANT_CCK) { 3346 ; /* TODO: 0x0080000000000000 HF */ 3347 } 3348} 3349 3350static void b43_nphy_workarounds_rev1_2(struct b43_wldev *dev) 3351{ 3352 struct ssb_sprom *sprom = dev->dev->bus_sprom; 3353 struct b43_phy *phy = &dev->phy; 3354 struct b43_phy_n *nphy = phy->n; 3355 3356 u8 events1[7] = { 0x0, 0x1, 0x2, 0x8, 0x4, 0x5, 0x3 }; 3357 u8 delays1[7] = { 0x8, 0x6, 0x6, 0x2, 0x4, 0x3C, 0x1 }; 3358 3359 u8 events2[7] = { 0x0, 0x3, 0x5, 0x4, 0x2, 0x1, 0x8 }; 3360 u8 delays2[7] = { 0x8, 0x6, 0x2, 0x4, 0x4, 0x6, 0x1 }; 3361 3362 if (sprom->boardflags2_lo & B43_BFL2_SKWRKFEM_BRD || 3363 dev->dev->board_type == BCMA_BOARD_TYPE_BCM943224M93) { 3364 delays1[0] = 0x1; 3365 delays1[5] = 0x14; 3366 } 3367 3368 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ && 3369 nphy->band5g_pwrgain) { 3370 b43_radio_mask(dev, B2055_C1_TX_RF_SPARE, ~0x8); 3371 b43_radio_mask(dev, B2055_C2_TX_RF_SPARE, ~0x8); 3372 } else { 3373 b43_radio_set(dev, B2055_C1_TX_RF_SPARE, 0x8); 3374 b43_radio_set(dev, B2055_C2_TX_RF_SPARE, 0x8); 3375 } 3376 3377 b43_ntab_write(dev, B43_NTAB16(8, 0x00), 0x000A); 3378 b43_ntab_write(dev, B43_NTAB16(8, 0x10), 0x000A); 3379 if (dev->phy.rev < 3) { 3380 b43_ntab_write(dev, B43_NTAB16(8, 0x02), 0xCDAA); 3381 b43_ntab_write(dev, B43_NTAB16(8, 0x12), 0xCDAA); 3382 } 3383 3384 if (dev->phy.rev < 2) { 3385 b43_ntab_write(dev, B43_NTAB16(8, 0x08), 0x0000); 3386 b43_ntab_write(dev, B43_NTAB16(8, 0x18), 0x0000); 3387 b43_ntab_write(dev, B43_NTAB16(8, 0x07), 0x7AAB); 3388 b43_ntab_write(dev, B43_NTAB16(8, 0x17), 0x7AAB); 3389 b43_ntab_write(dev, B43_NTAB16(8, 0x06), 0x0800); 3390 b43_ntab_write(dev, B43_NTAB16(8, 0x16), 0x0800); 3391 } 3392 3393 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_LO1, 0x2D8); 3394 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP1, 0x301); 3395 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_LO2, 0x2D8); 3396 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP2, 0x301); 3397 3398 b43_nphy_set_rf_sequence(dev, 0, events1, delays1, 7); 3399 b43_nphy_set_rf_sequence(dev, 1, events2, delays2, 7); 3400 3401 b43_nphy_gain_ctl_workarounds(dev); 3402 3403 if (dev->phy.rev < 2) { 3404 if (b43_phy_read(dev, B43_NPHY_RXCTL) & 0x2) 3405 b43_hf_write(dev, b43_hf_read(dev) | 3406 B43_HF_MLADVW); 3407 } else if (dev->phy.rev == 2) { 3408 b43_phy_write(dev, B43_NPHY_CRSCHECK2, 0); 3409 b43_phy_write(dev, B43_NPHY_CRSCHECK3, 0); 3410 } 3411 3412 if (dev->phy.rev < 2) 3413 b43_phy_mask(dev, B43_NPHY_SCRAM_SIGCTL, 3414 ~B43_NPHY_SCRAM_SIGCTL_SCM); 3415 3416 /* Set phase track alpha and beta */ 3417 b43_phy_write(dev, B43_NPHY_PHASETR_A0, 0x125); 3418 b43_phy_write(dev, B43_NPHY_PHASETR_A1, 0x1B3); 3419 b43_phy_write(dev, B43_NPHY_PHASETR_A2, 0x105); 3420 b43_phy_write(dev, B43_NPHY_PHASETR_B0, 0x16E); 3421 b43_phy_write(dev, B43_NPHY_PHASETR_B1, 0xCD); 3422 b43_phy_write(dev, B43_NPHY_PHASETR_B2, 0x20); 3423 3424 if (dev->phy.rev < 3) { 3425 b43_phy_mask(dev, B43_NPHY_PIL_DW1, 3426 ~B43_NPHY_PIL_DW_64QAM & 0xFFFF); 3427 b43_phy_write(dev, B43_NPHY_TXF_20CO_S2B1, 0xB5); 3428 b43_phy_write(dev, B43_NPHY_TXF_20CO_S2B2, 0xA4); 3429 b43_phy_write(dev, B43_NPHY_TXF_20CO_S2B3, 0x00); 3430 } 3431 3432 if (dev->phy.rev == 2) 3433 b43_phy_set(dev, B43_NPHY_FINERX2_CGC, 3434 B43_NPHY_FINERX2_CGC_DECGC); 3435} 3436 3437/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/Workarounds */ 3438static void b43_nphy_workarounds(struct b43_wldev *dev) 3439{ 3440 struct b43_phy *phy = &dev->phy; 3441 struct b43_phy_n *nphy = phy->n; 3442 3443 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) 3444 b43_nphy_classifier(dev, 1, 0); 3445 else 3446 b43_nphy_classifier(dev, 1, 1); 3447 3448 if (nphy->hang_avoid) 3449 b43_nphy_stay_in_carrier_search(dev, 1); 3450 3451 b43_phy_set(dev, B43_NPHY_IQFLIP, 3452 B43_NPHY_IQFLIP_ADC1 | B43_NPHY_IQFLIP_ADC2); 3453 3454 /* TODO: rev19+ */ 3455 if (dev->phy.rev >= 7) 3456 b43_nphy_workarounds_rev7plus(dev); 3457 else if (dev->phy.rev >= 3) 3458 b43_nphy_workarounds_rev3plus(dev); 3459 else 3460 b43_nphy_workarounds_rev1_2(dev); 3461 3462 if (nphy->hang_avoid) 3463 b43_nphy_stay_in_carrier_search(dev, 0); 3464} 3465 3466/************************************************** 3467 * Tx/Rx common 3468 **************************************************/ 3469 3470/* 3471 * Transmits a known value for LO calibration 3472 * https://bcm-v4.sipsolutions.net/802.11/PHY/N/TXTone 3473 */ 3474static int b43_nphy_tx_tone(struct b43_wldev *dev, u32 freq, u16 max_val, 3475 bool iqmode, bool dac_test, bool modify_bbmult) 3476{ 3477 u16 samp = b43_nphy_gen_load_samples(dev, freq, max_val, dac_test); 3478 if (samp == 0) 3479 return -1; 3480 b43_nphy_run_samples(dev, samp, 0xFFFF, 0, iqmode, dac_test, 3481 modify_bbmult); 3482 return 0; 3483} 3484 3485/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/Chains */ 3486static void b43_nphy_update_txrx_chain(struct b43_wldev *dev) 3487{ 3488 struct b43_phy_n *nphy = dev->phy.n; 3489 3490 bool override = false; 3491 u16 chain = 0x33; 3492 3493 if (nphy->txrx_chain == 0) { 3494 chain = 0x11; 3495 override = true; 3496 } else if (nphy->txrx_chain == 1) { 3497 chain = 0x22; 3498 override = true; 3499 } 3500 3501 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, 3502 ~(B43_NPHY_RFSEQCA_TXEN | B43_NPHY_RFSEQCA_RXEN), 3503 chain); 3504 3505 if (override) 3506 b43_phy_set(dev, B43_NPHY_RFSEQMODE, 3507 B43_NPHY_RFSEQMODE_CAOVER); 3508 else 3509 b43_phy_mask(dev, B43_NPHY_RFSEQMODE, 3510 ~B43_NPHY_RFSEQMODE_CAOVER); 3511} 3512 3513/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/stop-playback */ 3514static void b43_nphy_stop_playback(struct b43_wldev *dev) 3515{ 3516 struct b43_phy *phy = &dev->phy; 3517 struct b43_phy_n *nphy = dev->phy.n; 3518 u16 tmp; 3519 3520 if (nphy->hang_avoid) 3521 b43_nphy_stay_in_carrier_search(dev, 1); 3522 3523 tmp = b43_phy_read(dev, B43_NPHY_SAMP_STAT); 3524 if (tmp & 0x1) 3525 b43_phy_set(dev, B43_NPHY_SAMP_CMD, B43_NPHY_SAMP_CMD_STOP); 3526 else if (tmp & 0x2) 3527 b43_phy_mask(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0x7FFF); 3528 3529 b43_phy_mask(dev, B43_NPHY_SAMP_CMD, ~0x0004); 3530 3531 if (nphy->bb_mult_save & 0x80000000) { 3532 tmp = nphy->bb_mult_save & 0xFFFF; 3533 b43_ntab_write(dev, B43_NTAB16(15, 87), tmp); 3534 nphy->bb_mult_save = 0; 3535 } 3536 3537 if (phy->rev >= 7 && nphy->lpf_bw_overrode_for_sample_play) { 3538 if (phy->rev >= 19) 3539 b43_nphy_rf_ctl_override_rev19(dev, 0x80, 0, 0, true, 3540 1); 3541 else 3542 b43_nphy_rf_ctl_override_rev7(dev, 0x80, 0, 0, true, 1); 3543 nphy->lpf_bw_overrode_for_sample_play = false; 3544 } 3545 3546 if (nphy->hang_avoid) 3547 b43_nphy_stay_in_carrier_search(dev, 0); 3548} 3549 3550/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/IqCalGainParams */ 3551static void b43_nphy_iq_cal_gain_params(struct b43_wldev *dev, u16 core, 3552 struct nphy_txgains target, 3553 struct nphy_iqcal_params *params) 3554{ 3555 struct b43_phy *phy = &dev->phy; 3556 int i, j, indx; 3557 u16 gain; 3558 3559 if (dev->phy.rev >= 3) { 3560 params->tx_lpf = target.tx_lpf[core]; /* Rev 7+ */ 3561 params->txgm = target.txgm[core]; 3562 params->pga = target.pga[core]; 3563 params->pad = target.pad[core]; 3564 params->ipa = target.ipa[core]; 3565 if (phy->rev >= 19) { 3566 /* TODO */ 3567 } else if (phy->rev >= 7) { 3568 params->cal_gain = (params->txgm << 12) | (params->pga << 8) | (params->pad << 3) | (params->ipa) | (params->tx_lpf << 15); 3569 } else { 3570 params->cal_gain = (params->txgm << 12) | (params->pga << 8) | (params->pad << 4) | (params->ipa); 3571 } 3572 for (j = 0; j < 5; j++) 3573 params->ncorr[j] = 0x79; 3574 } else { 3575 gain = (target.pad[core]) | (target.pga[core] << 4) | 3576 (target.txgm[core] << 8); 3577 3578 indx = (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) ? 3579 1 : 0; 3580 for (i = 0; i < 9; i++) 3581 if (tbl_iqcal_gainparams[indx][i][0] == gain) 3582 break; 3583 i = min(i, 8); 3584 3585 params->txgm = tbl_iqcal_gainparams[indx][i][1]; 3586 params->pga = tbl_iqcal_gainparams[indx][i][2]; 3587 params->pad = tbl_iqcal_gainparams[indx][i][3]; 3588 params->cal_gain = (params->txgm << 7) | (params->pga << 4) | 3589 (params->pad << 2); 3590 for (j = 0; j < 4; j++) 3591 params->ncorr[j] = tbl_iqcal_gainparams[indx][i][4 + j]; 3592 } 3593} 3594 3595/************************************************** 3596 * Tx and Rx 3597 **************************************************/ 3598 3599/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxPwrCtrlEnable */ 3600static void b43_nphy_tx_power_ctrl(struct b43_wldev *dev, bool enable) 3601{ 3602 struct b43_phy *phy = &dev->phy; 3603 struct b43_phy_n *nphy = dev->phy.n; 3604 u8 i; 3605 u16 bmask, val, tmp; 3606 enum nl80211_band band = b43_current_band(dev->wl); 3607 3608 if (nphy->hang_avoid) 3609 b43_nphy_stay_in_carrier_search(dev, 1); 3610 3611 nphy->txpwrctrl = enable; 3612 if (!enable) { 3613 if (dev->phy.rev >= 3 && 3614 (b43_phy_read(dev, B43_NPHY_TXPCTL_CMD) & 3615 (B43_NPHY_TXPCTL_CMD_COEFF | 3616 B43_NPHY_TXPCTL_CMD_HWPCTLEN | 3617 B43_NPHY_TXPCTL_CMD_PCTLEN))) { 3618 /* We disable enabled TX pwr ctl, save it's state */ 3619 nphy->tx_pwr_idx[0] = b43_phy_read(dev, 3620 B43_NPHY_C1_TXPCTL_STAT) & 0x7f; 3621 nphy->tx_pwr_idx[1] = b43_phy_read(dev, 3622 B43_NPHY_C2_TXPCTL_STAT) & 0x7f; 3623 } 3624 3625 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x6840); 3626 for (i = 0; i < 84; i++) 3627 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0); 3628 3629 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 0x6C40); 3630 for (i = 0; i < 84; i++) 3631 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 0); 3632 3633 tmp = B43_NPHY_TXPCTL_CMD_COEFF | B43_NPHY_TXPCTL_CMD_HWPCTLEN; 3634 if (dev->phy.rev >= 3) 3635 tmp |= B43_NPHY_TXPCTL_CMD_PCTLEN; 3636 b43_phy_mask(dev, B43_NPHY_TXPCTL_CMD, ~tmp); 3637 3638 if (dev->phy.rev >= 3) { 3639 b43_phy_set(dev, B43_NPHY_AFECTL_OVER1, 0x0100); 3640 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x0100); 3641 } else { 3642 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x4000); 3643 } 3644 3645 if (dev->phy.rev == 2) 3646 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, 3647 ~B43_NPHY_BPHY_CTL3_SCALE, 0x53); 3648 else if (dev->phy.rev < 2) 3649 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, 3650 ~B43_NPHY_BPHY_CTL3_SCALE, 0x5A); 3651 3652 if (dev->phy.rev < 2 && b43_is_40mhz(dev)) 3653 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_TSSIRPSMW); 3654 } else { 3655 b43_ntab_write_bulk(dev, B43_NTAB16(26, 64), 84, 3656 nphy->adj_pwr_tbl); 3657 b43_ntab_write_bulk(dev, B43_NTAB16(27, 64), 84, 3658 nphy->adj_pwr_tbl); 3659 3660 bmask = B43_NPHY_TXPCTL_CMD_COEFF | 3661 B43_NPHY_TXPCTL_CMD_HWPCTLEN; 3662 /* wl does useless check for "enable" param here */ 3663 val = B43_NPHY_TXPCTL_CMD_COEFF | B43_NPHY_TXPCTL_CMD_HWPCTLEN; 3664 if (dev->phy.rev >= 3) { 3665 bmask |= B43_NPHY_TXPCTL_CMD_PCTLEN; 3666 if (val) 3667 val |= B43_NPHY_TXPCTL_CMD_PCTLEN; 3668 } 3669 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, ~(bmask), val); 3670 3671 if (band == NL80211_BAND_5GHZ) { 3672 if (phy->rev >= 19) { 3673 /* TODO */ 3674 } else if (phy->rev >= 7) { 3675 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, 3676 ~B43_NPHY_TXPCTL_CMD_INIT, 3677 0x32); 3678 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, 3679 ~B43_NPHY_TXPCTL_INIT_PIDXI1, 3680 0x32); 3681 } else { 3682 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, 3683 ~B43_NPHY_TXPCTL_CMD_INIT, 3684 0x64); 3685 if (phy->rev > 1) 3686 b43_phy_maskset(dev, 3687 B43_NPHY_TXPCTL_INIT, 3688 ~B43_NPHY_TXPCTL_INIT_PIDXI1, 3689 0x64); 3690 } 3691 } 3692 3693 if (dev->phy.rev >= 3) { 3694 if (nphy->tx_pwr_idx[0] != 128 && 3695 nphy->tx_pwr_idx[1] != 128) { 3696 /* Recover TX pwr ctl state */ 3697 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, 3698 ~B43_NPHY_TXPCTL_CMD_INIT, 3699 nphy->tx_pwr_idx[0]); 3700 if (dev->phy.rev > 1) 3701 b43_phy_maskset(dev, 3702 B43_NPHY_TXPCTL_INIT, 3703 ~0xff, nphy->tx_pwr_idx[1]); 3704 } 3705 } 3706 3707 if (phy->rev >= 7) { 3708 /* TODO */ 3709 } 3710 3711 if (dev->phy.rev >= 3) { 3712 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER1, ~0x100); 3713 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER, ~0x100); 3714 } else { 3715 b43_phy_mask(dev, B43_NPHY_AFECTL_OVER, ~0x4000); 3716 } 3717 3718 if (dev->phy.rev == 2) 3719 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, ~0xFF, 0x3b); 3720 else if (dev->phy.rev < 2) 3721 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, ~0xFF, 0x40); 3722 3723 if (dev->phy.rev < 2 && b43_is_40mhz(dev)) 3724 b43_hf_write(dev, b43_hf_read(dev) & ~B43_HF_TSSIRPSMW); 3725 3726 if (b43_nphy_ipa(dev)) { 3727 b43_phy_mask(dev, B43_NPHY_PAPD_EN0, ~0x4); 3728 b43_phy_mask(dev, B43_NPHY_PAPD_EN1, ~0x4); 3729 } 3730 } 3731 3732 if (nphy->hang_avoid) 3733 b43_nphy_stay_in_carrier_search(dev, 0); 3734} 3735 3736/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxPwrFix */ 3737static void b43_nphy_tx_power_fix(struct b43_wldev *dev) 3738{ 3739 struct b43_phy *phy = &dev->phy; 3740 struct b43_phy_n *nphy = dev->phy.n; 3741 struct ssb_sprom *sprom = dev->dev->bus_sprom; 3742 3743 u8 txpi[2], bbmult, i; 3744 u16 tmp, radio_gain, dac_gain; 3745 u16 freq = phy->chandef->chan->center_freq; 3746 u32 txgain; 3747 /* u32 gaintbl; rev3+ */ 3748 3749 if (nphy->hang_avoid) 3750 b43_nphy_stay_in_carrier_search(dev, 1); 3751 3752 /* TODO: rev19+ */ 3753 if (dev->phy.rev >= 7) { 3754 txpi[0] = txpi[1] = 30; 3755 } else if (dev->phy.rev >= 3) { 3756 txpi[0] = 40; 3757 txpi[1] = 40; 3758 } else if (sprom->revision < 4) { 3759 txpi[0] = 72; 3760 txpi[1] = 72; 3761 } else { 3762 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 3763 txpi[0] = sprom->txpid2g[0]; 3764 txpi[1] = sprom->txpid2g[1]; 3765 } else if (freq >= 4900 && freq < 5100) { 3766 txpi[0] = sprom->txpid5gl[0]; 3767 txpi[1] = sprom->txpid5gl[1]; 3768 } else if (freq >= 5100 && freq < 5500) { 3769 txpi[0] = sprom->txpid5g[0]; 3770 txpi[1] = sprom->txpid5g[1]; 3771 } else if (freq >= 5500) { 3772 txpi[0] = sprom->txpid5gh[0]; 3773 txpi[1] = sprom->txpid5gh[1]; 3774 } else { 3775 txpi[0] = 91; 3776 txpi[1] = 91; 3777 } 3778 } 3779 if (dev->phy.rev < 7 && 3780 (txpi[0] < 40 || txpi[0] > 100 || txpi[1] < 40 || txpi[1] > 100)) 3781 txpi[0] = txpi[1] = 91; 3782 3783 /* 3784 for (i = 0; i < 2; i++) { 3785 nphy->txpwrindex[i].index_internal = txpi[i]; 3786 nphy->txpwrindex[i].index_internal_save = txpi[i]; 3787 } 3788 */ 3789 3790 for (i = 0; i < 2; i++) { 3791 const u32 *table = b43_nphy_get_tx_gain_table(dev); 3792 3793 if (!table) 3794 break; 3795 txgain = *(table + txpi[i]); 3796 3797 if (dev->phy.rev >= 3) 3798 radio_gain = (txgain >> 16) & 0x1FFFF; 3799 else 3800 radio_gain = (txgain >> 16) & 0x1FFF; 3801 3802 if (dev->phy.rev >= 7) 3803 dac_gain = (txgain >> 8) & 0x7; 3804 else 3805 dac_gain = (txgain >> 8) & 0x3F; 3806 bbmult = txgain & 0xFF; 3807 3808 if (dev->phy.rev >= 3) { 3809 if (i == 0) 3810 b43_phy_set(dev, B43_NPHY_AFECTL_OVER1, 0x0100); 3811 else 3812 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x0100); 3813 } else { 3814 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x4000); 3815 } 3816 3817 if (i == 0) 3818 b43_phy_write(dev, B43_NPHY_AFECTL_DACGAIN1, dac_gain); 3819 else 3820 b43_phy_write(dev, B43_NPHY_AFECTL_DACGAIN2, dac_gain); 3821 3822 b43_ntab_write(dev, B43_NTAB16(0x7, 0x110 + i), radio_gain); 3823 3824 tmp = b43_ntab_read(dev, B43_NTAB16(0xF, 0x57)); 3825 if (i == 0) 3826 tmp = (tmp & 0x00FF) | (bbmult << 8); 3827 else 3828 tmp = (tmp & 0xFF00) | bbmult; 3829 b43_ntab_write(dev, B43_NTAB16(0xF, 0x57), tmp); 3830 3831 if (b43_nphy_ipa(dev)) { 3832 u32 tmp32; 3833 u16 reg = (i == 0) ? 3834 B43_NPHY_PAPD_EN0 : B43_NPHY_PAPD_EN1; 3835 tmp32 = b43_ntab_read(dev, B43_NTAB32(26 + i, 3836 576 + txpi[i])); 3837 b43_phy_maskset(dev, reg, 0xE00F, (u32) tmp32 << 4); 3838 b43_phy_set(dev, reg, 0x4); 3839 } 3840 } 3841 3842 b43_phy_mask(dev, B43_NPHY_BPHY_CTL2, ~B43_NPHY_BPHY_CTL2_LUT); 3843 3844 if (nphy->hang_avoid) 3845 b43_nphy_stay_in_carrier_search(dev, 0); 3846} 3847 3848static void b43_nphy_ipa_internal_tssi_setup(struct b43_wldev *dev) 3849{ 3850 struct b43_phy *phy = &dev->phy; 3851 3852 u8 core; 3853 u16 r; /* routing */ 3854 3855 if (phy->rev >= 19) { 3856 /* TODO */ 3857 } else if (phy->rev >= 7) { 3858 for (core = 0; core < 2; core++) { 3859 r = core ? 0x190 : 0x170; 3860 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 3861 b43_radio_write(dev, r + 0x5, 0x5); 3862 b43_radio_write(dev, r + 0x9, 0xE); 3863 if (phy->rev != 5) 3864 b43_radio_write(dev, r + 0xA, 0); 3865 if (phy->rev != 7) 3866 b43_radio_write(dev, r + 0xB, 1); 3867 else 3868 b43_radio_write(dev, r + 0xB, 0x31); 3869 } else { 3870 b43_radio_write(dev, r + 0x5, 0x9); 3871 b43_radio_write(dev, r + 0x9, 0xC); 3872 b43_radio_write(dev, r + 0xB, 0x0); 3873 if (phy->rev != 5) 3874 b43_radio_write(dev, r + 0xA, 1); 3875 else 3876 b43_radio_write(dev, r + 0xA, 0x31); 3877 } 3878 b43_radio_write(dev, r + 0x6, 0); 3879 b43_radio_write(dev, r + 0x7, 0); 3880 b43_radio_write(dev, r + 0x8, 3); 3881 b43_radio_write(dev, r + 0xC, 0); 3882 } 3883 } else { 3884 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 3885 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR31, 0x128); 3886 else 3887 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR31, 0x80); 3888 b43_radio_write(dev, B2056_SYN_RESERVED_ADDR30, 0); 3889 b43_radio_write(dev, B2056_SYN_GPIO_MASTER1, 0x29); 3890 3891 for (core = 0; core < 2; core++) { 3892 r = core ? B2056_TX1 : B2056_TX0; 3893 3894 b43_radio_write(dev, r | B2056_TX_IQCAL_VCM_HG, 0); 3895 b43_radio_write(dev, r | B2056_TX_IQCAL_IDAC, 0); 3896 b43_radio_write(dev, r | B2056_TX_TSSI_VCM, 3); 3897 b43_radio_write(dev, r | B2056_TX_TX_AMP_DET, 0); 3898 b43_radio_write(dev, r | B2056_TX_TSSI_MISC1, 8); 3899 b43_radio_write(dev, r | B2056_TX_TSSI_MISC2, 0); 3900 b43_radio_write(dev, r | B2056_TX_TSSI_MISC3, 0); 3901 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 3902 b43_radio_write(dev, r | B2056_TX_TX_SSI_MASTER, 3903 0x5); 3904 if (phy->rev != 5) 3905 b43_radio_write(dev, r | B2056_TX_TSSIA, 3906 0x00); 3907 if (phy->rev >= 5) 3908 b43_radio_write(dev, r | B2056_TX_TSSIG, 3909 0x31); 3910 else 3911 b43_radio_write(dev, r | B2056_TX_TSSIG, 3912 0x11); 3913 b43_radio_write(dev, r | B2056_TX_TX_SSI_MUX, 3914 0xE); 3915 } else { 3916 b43_radio_write(dev, r | B2056_TX_TX_SSI_MASTER, 3917 0x9); 3918 b43_radio_write(dev, r | B2056_TX_TSSIA, 0x31); 3919 b43_radio_write(dev, r | B2056_TX_TSSIG, 0x0); 3920 b43_radio_write(dev, r | B2056_TX_TX_SSI_MUX, 3921 0xC); 3922 } 3923 } 3924 } 3925} 3926 3927/* 3928 * Stop radio and transmit known signal. Then check received signal strength to 3929 * get TSSI (Transmit Signal Strength Indicator). 3930 * https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxPwrCtrlIdleTssi 3931 */ 3932static void b43_nphy_tx_power_ctl_idle_tssi(struct b43_wldev *dev) 3933{ 3934 struct b43_phy *phy = &dev->phy; 3935 struct b43_phy_n *nphy = dev->phy.n; 3936 3937 u32 tmp; 3938 s32 rssi[4] = { }; 3939 3940 if (phy->chandef->chan->flags & IEEE80211_CHAN_NO_IR) 3941 return; 3942 3943 if (b43_nphy_ipa(dev)) 3944 b43_nphy_ipa_internal_tssi_setup(dev); 3945 3946 if (phy->rev >= 19) 3947 b43_nphy_rf_ctl_override_rev19(dev, 0x1000, 0, 3, false, 0); 3948 else if (phy->rev >= 7) 3949 b43_nphy_rf_ctl_override_rev7(dev, 0x1000, 0, 3, false, 0); 3950 else if (phy->rev >= 3) 3951 b43_nphy_rf_ctl_override(dev, 0x2000, 0, 3, false); 3952 3953 b43_nphy_stop_playback(dev); 3954 b43_nphy_tx_tone(dev, 4000, 0, false, false, false); 3955 udelay(20); 3956 tmp = b43_nphy_poll_rssi(dev, N_RSSI_TSSI_2G, rssi, 1); 3957 b43_nphy_stop_playback(dev); 3958 3959 b43_nphy_rssi_select(dev, 0, N_RSSI_W1); 3960 3961 if (phy->rev >= 19) 3962 b43_nphy_rf_ctl_override_rev19(dev, 0x1000, 0, 3, true, 0); 3963 else if (phy->rev >= 7) 3964 b43_nphy_rf_ctl_override_rev7(dev, 0x1000, 0, 3, true, 0); 3965 else if (phy->rev >= 3) 3966 b43_nphy_rf_ctl_override(dev, 0x2000, 0, 3, true); 3967 3968 if (phy->rev >= 19) { 3969 /* TODO */ 3970 return; 3971 } else if (phy->rev >= 3) { 3972 nphy->pwr_ctl_info[0].idle_tssi_5g = (tmp >> 24) & 0xFF; 3973 nphy->pwr_ctl_info[1].idle_tssi_5g = (tmp >> 8) & 0xFF; 3974 } else { 3975 nphy->pwr_ctl_info[0].idle_tssi_5g = (tmp >> 16) & 0xFF; 3976 nphy->pwr_ctl_info[1].idle_tssi_5g = tmp & 0xFF; 3977 } 3978 nphy->pwr_ctl_info[0].idle_tssi_2g = (tmp >> 24) & 0xFF; 3979 nphy->pwr_ctl_info[1].idle_tssi_2g = (tmp >> 8) & 0xFF; 3980} 3981 3982/* https://bcm-v4.sipsolutions.net/PHY/N/TxPwrLimitToTbl */ 3983static void b43_nphy_tx_prepare_adjusted_power_table(struct b43_wldev *dev) 3984{ 3985 struct b43_phy_n *nphy = dev->phy.n; 3986 3987 u8 idx, delta; 3988 u8 i, stf_mode; 3989 3990 /* Array adj_pwr_tbl corresponds to the hardware table. It consists of 3991 * 21 groups, each containing 4 entries. 3992 * 3993 * First group has entries for CCK modulation. 3994 * The rest of groups has 1 entry per modulation (SISO, CDD, STBC, SDM). 3995 * 3996 * Group 0 is for CCK 3997 * Groups 1..4 use BPSK (group per coding rate) 3998 * Groups 5..8 use QPSK (group per coding rate) 3999 * Groups 9..12 use 16-QAM (group per coding rate) 4000 * Groups 13..16 use 64-QAM (group per coding rate) 4001 * Groups 17..20 are unknown 4002 */ 4003 4004 for (i = 0; i < 4; i++) 4005 nphy->adj_pwr_tbl[i] = nphy->tx_power_offset[i]; 4006 4007 for (stf_mode = 0; stf_mode < 4; stf_mode++) { 4008 delta = 0; 4009 switch (stf_mode) { 4010 case 0: 4011 if (b43_is_40mhz(dev) && dev->phy.rev >= 5) { 4012 idx = 68; 4013 } else { 4014 delta = 1; 4015 idx = b43_is_40mhz(dev) ? 52 : 4; 4016 } 4017 break; 4018 case 1: 4019 idx = b43_is_40mhz(dev) ? 76 : 28; 4020 break; 4021 case 2: 4022 idx = b43_is_40mhz(dev) ? 84 : 36; 4023 break; 4024 case 3: 4025 idx = b43_is_40mhz(dev) ? 92 : 44; 4026 break; 4027 } 4028 4029 for (i = 0; i < 20; i++) { 4030 nphy->adj_pwr_tbl[4 + 4 * i + stf_mode] = 4031 nphy->tx_power_offset[idx]; 4032 if (i == 0) 4033 idx += delta; 4034 if (i == 14) 4035 idx += 1 - delta; 4036 if (i == 3 || i == 4 || i == 7 || i == 8 || i == 11 || 4037 i == 13) 4038 idx += 1; 4039 } 4040 } 4041} 4042 4043/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxPwrCtrlSetup */ 4044static void b43_nphy_tx_power_ctl_setup(struct b43_wldev *dev) 4045{ 4046 struct b43_phy *phy = &dev->phy; 4047 struct b43_phy_n *nphy = dev->phy.n; 4048 struct ssb_sprom *sprom = dev->dev->bus_sprom; 4049 4050 s16 a1[2], b0[2], b1[2]; 4051 u8 idle[2]; 4052 u8 ppr_max; 4053 s8 target[2]; 4054 s32 num, den, pwr; 4055 u32 regval[64]; 4056 4057 u16 freq = phy->chandef->chan->center_freq; 4058 u16 tmp; 4059 u16 r; /* routing */ 4060 u8 i, c; 4061 4062 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) { 4063 b43_maskset32(dev, B43_MMIO_MACCTL, ~0, 0x200000); 4064 b43_read32(dev, B43_MMIO_MACCTL); 4065 udelay(1); 4066 } 4067 4068 if (nphy->hang_avoid) 4069 b43_nphy_stay_in_carrier_search(dev, true); 4070 4071 b43_phy_set(dev, B43_NPHY_TSSIMODE, B43_NPHY_TSSIMODE_EN); 4072 if (dev->phy.rev >= 3) 4073 b43_phy_mask(dev, B43_NPHY_TXPCTL_CMD, 4074 ~B43_NPHY_TXPCTL_CMD_PCTLEN & 0xFFFF); 4075 else 4076 b43_phy_set(dev, B43_NPHY_TXPCTL_CMD, 4077 B43_NPHY_TXPCTL_CMD_PCTLEN); 4078 4079 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) 4080 b43_maskset32(dev, B43_MMIO_MACCTL, ~0x200000, 0); 4081 4082 if (sprom->revision < 4) { 4083 idle[0] = nphy->pwr_ctl_info[0].idle_tssi_2g; 4084 idle[1] = nphy->pwr_ctl_info[1].idle_tssi_2g; 4085 target[0] = target[1] = 52; 4086 a1[0] = a1[1] = -424; 4087 b0[0] = b0[1] = 5612; 4088 b1[0] = b1[1] = -1393; 4089 } else { 4090 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 4091 for (c = 0; c < 2; c++) { 4092 idle[c] = nphy->pwr_ctl_info[c].idle_tssi_2g; 4093 target[c] = sprom->core_pwr_info[c].maxpwr_2g; 4094 a1[c] = sprom->core_pwr_info[c].pa_2g[0]; 4095 b0[c] = sprom->core_pwr_info[c].pa_2g[1]; 4096 b1[c] = sprom->core_pwr_info[c].pa_2g[2]; 4097 } 4098 } else if (freq >= 4900 && freq < 5100) { 4099 for (c = 0; c < 2; c++) { 4100 idle[c] = nphy->pwr_ctl_info[c].idle_tssi_5g; 4101 target[c] = sprom->core_pwr_info[c].maxpwr_5gl; 4102 a1[c] = sprom->core_pwr_info[c].pa_5gl[0]; 4103 b0[c] = sprom->core_pwr_info[c].pa_5gl[1]; 4104 b1[c] = sprom->core_pwr_info[c].pa_5gl[2]; 4105 } 4106 } else if (freq >= 5100 && freq < 5500) { 4107 for (c = 0; c < 2; c++) { 4108 idle[c] = nphy->pwr_ctl_info[c].idle_tssi_5g; 4109 target[c] = sprom->core_pwr_info[c].maxpwr_5g; 4110 a1[c] = sprom->core_pwr_info[c].pa_5g[0]; 4111 b0[c] = sprom->core_pwr_info[c].pa_5g[1]; 4112 b1[c] = sprom->core_pwr_info[c].pa_5g[2]; 4113 } 4114 } else if (freq >= 5500) { 4115 for (c = 0; c < 2; c++) { 4116 idle[c] = nphy->pwr_ctl_info[c].idle_tssi_5g; 4117 target[c] = sprom->core_pwr_info[c].maxpwr_5gh; 4118 a1[c] = sprom->core_pwr_info[c].pa_5gh[0]; 4119 b0[c] = sprom->core_pwr_info[c].pa_5gh[1]; 4120 b1[c] = sprom->core_pwr_info[c].pa_5gh[2]; 4121 } 4122 } else { 4123 idle[0] = nphy->pwr_ctl_info[0].idle_tssi_5g; 4124 idle[1] = nphy->pwr_ctl_info[1].idle_tssi_5g; 4125 target[0] = target[1] = 52; 4126 a1[0] = a1[1] = -424; 4127 b0[0] = b0[1] = 5612; 4128 b1[0] = b1[1] = -1393; 4129 } 4130 } 4131 4132 ppr_max = b43_ppr_get_max(dev, &nphy->tx_pwr_max_ppr); 4133 if (ppr_max) { 4134 target[0] = ppr_max; 4135 target[1] = ppr_max; 4136 } 4137 4138 if (dev->phy.rev >= 3) { 4139 if (sprom->fem.ghz2.tssipos) 4140 b43_phy_set(dev, B43_NPHY_TXPCTL_ITSSI, 0x4000); 4141 if (dev->phy.rev >= 7) { 4142 for (c = 0; c < 2; c++) { 4143 r = c ? 0x190 : 0x170; 4144 if (b43_nphy_ipa(dev)) 4145 b43_radio_write(dev, r + 0x9, (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) ? 0xE : 0xC); 4146 } 4147 } else { 4148 if (b43_nphy_ipa(dev)) { 4149 tmp = (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) ? 0xC : 0xE; 4150 b43_radio_write(dev, 4151 B2056_TX0 | B2056_TX_TX_SSI_MUX, tmp); 4152 b43_radio_write(dev, 4153 B2056_TX1 | B2056_TX_TX_SSI_MUX, tmp); 4154 } else { 4155 b43_radio_write(dev, 4156 B2056_TX0 | B2056_TX_TX_SSI_MUX, 0x11); 4157 b43_radio_write(dev, 4158 B2056_TX1 | B2056_TX_TX_SSI_MUX, 0x11); 4159 } 4160 } 4161 } 4162 4163 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) { 4164 b43_maskset32(dev, B43_MMIO_MACCTL, ~0, 0x200000); 4165 b43_read32(dev, B43_MMIO_MACCTL); 4166 udelay(1); 4167 } 4168 4169 if (phy->rev >= 19) { 4170 /* TODO */ 4171 } else if (phy->rev >= 7) { 4172 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, 4173 ~B43_NPHY_TXPCTL_CMD_INIT, 0x19); 4174 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, 4175 ~B43_NPHY_TXPCTL_INIT_PIDXI1, 0x19); 4176 } else { 4177 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, 4178 ~B43_NPHY_TXPCTL_CMD_INIT, 0x40); 4179 if (dev->phy.rev > 1) 4180 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, 4181 ~B43_NPHY_TXPCTL_INIT_PIDXI1, 0x40); 4182 } 4183 4184 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) 4185 b43_maskset32(dev, B43_MMIO_MACCTL, ~0x200000, 0); 4186 4187 b43_phy_write(dev, B43_NPHY_TXPCTL_N, 4188 0xF0 << B43_NPHY_TXPCTL_N_TSSID_SHIFT | 4189 3 << B43_NPHY_TXPCTL_N_NPTIL2_SHIFT); 4190 b43_phy_write(dev, B43_NPHY_TXPCTL_ITSSI, 4191 idle[0] << B43_NPHY_TXPCTL_ITSSI_0_SHIFT | 4192 idle[1] << B43_NPHY_TXPCTL_ITSSI_1_SHIFT | 4193 B43_NPHY_TXPCTL_ITSSI_BINF); 4194 b43_phy_write(dev, B43_NPHY_TXPCTL_TPWR, 4195 target[0] << B43_NPHY_TXPCTL_TPWR_0_SHIFT | 4196 target[1] << B43_NPHY_TXPCTL_TPWR_1_SHIFT); 4197 4198 for (c = 0; c < 2; c++) { 4199 for (i = 0; i < 64; i++) { 4200 num = 8 * (16 * b0[c] + b1[c] * i); 4201 den = 32768 + a1[c] * i; 4202 pwr = max((4 * num + den / 2) / den, -8); 4203 if (dev->phy.rev < 3 && (i <= (31 - idle[c] + 1))) 4204 pwr = max(pwr, target[c] + 1); 4205 regval[i] = pwr; 4206 } 4207 b43_ntab_write_bulk(dev, B43_NTAB32(26 + c, 0), 64, regval); 4208 } 4209 4210 b43_nphy_tx_prepare_adjusted_power_table(dev); 4211 b43_ntab_write_bulk(dev, B43_NTAB16(26, 64), 84, nphy->adj_pwr_tbl); 4212 b43_ntab_write_bulk(dev, B43_NTAB16(27, 64), 84, nphy->adj_pwr_tbl); 4213 4214 if (nphy->hang_avoid) 4215 b43_nphy_stay_in_carrier_search(dev, false); 4216} 4217 4218static void b43_nphy_tx_gain_table_upload(struct b43_wldev *dev) 4219{ 4220 struct b43_phy *phy = &dev->phy; 4221 4222 const u32 *table = NULL; 4223 u32 rfpwr_offset; 4224 u8 pga_gain, pad_gain; 4225 int i; 4226 const s16 *rf_pwr_offset_table = NULL; 4227 4228 table = b43_nphy_get_tx_gain_table(dev); 4229 if (!table) 4230 return; 4231 4232 b43_ntab_write_bulk(dev, B43_NTAB32(26, 192), 128, table); 4233 b43_ntab_write_bulk(dev, B43_NTAB32(27, 192), 128, table); 4234 4235 if (phy->rev < 3) 4236 return; 4237 4238#if 0 4239 nphy->gmval = (table[0] >> 16) & 0x7000; 4240#endif 4241 4242 if (phy->rev >= 19) { 4243 return; 4244 } else if (phy->rev >= 7) { 4245 rf_pwr_offset_table = b43_ntab_get_rf_pwr_offset_table(dev); 4246 if (!rf_pwr_offset_table) 4247 return; 4248 /* TODO: Enable this once we have gains configured */ 4249 return; 4250 } 4251 4252 for (i = 0; i < 128; i++) { 4253 if (phy->rev >= 19) { 4254 /* TODO */ 4255 return; 4256 } else if (phy->rev >= 7) { 4257 pga_gain = (table[i] >> 24) & 0xf; 4258 pad_gain = (table[i] >> 19) & 0x1f; 4259 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 4260 rfpwr_offset = rf_pwr_offset_table[pad_gain]; 4261 else 4262 rfpwr_offset = rf_pwr_offset_table[pga_gain]; 4263 } else { 4264 pga_gain = (table[i] >> 24) & 0xF; 4265 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 4266 rfpwr_offset = b43_ntab_papd_pga_gain_delta_ipa_2g[pga_gain]; 4267 else 4268 rfpwr_offset = 0; /* FIXME */ 4269 } 4270 4271 b43_ntab_write(dev, B43_NTAB32(26, 576 + i), rfpwr_offset); 4272 b43_ntab_write(dev, B43_NTAB32(27, 576 + i), rfpwr_offset); 4273 } 4274} 4275 4276/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/PA%20override */ 4277static void b43_nphy_pa_override(struct b43_wldev *dev, bool enable) 4278{ 4279 struct b43_phy_n *nphy = dev->phy.n; 4280 enum nl80211_band band; 4281 u16 tmp; 4282 4283 if (!enable) { 4284 nphy->rfctrl_intc1_save = b43_phy_read(dev, 4285 B43_NPHY_RFCTL_INTC1); 4286 nphy->rfctrl_intc2_save = b43_phy_read(dev, 4287 B43_NPHY_RFCTL_INTC2); 4288 band = b43_current_band(dev->wl); 4289 if (dev->phy.rev >= 7) { 4290 tmp = 0x1480; 4291 } else if (dev->phy.rev >= 3) { 4292 if (band == NL80211_BAND_5GHZ) 4293 tmp = 0x600; 4294 else 4295 tmp = 0x480; 4296 } else { 4297 if (band == NL80211_BAND_5GHZ) 4298 tmp = 0x180; 4299 else 4300 tmp = 0x120; 4301 } 4302 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, tmp); 4303 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, tmp); 4304 } else { 4305 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, 4306 nphy->rfctrl_intc1_save); 4307 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, 4308 nphy->rfctrl_intc2_save); 4309 } 4310} 4311 4312/* 4313 * TX low-pass filter bandwidth setup 4314 * https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxLpFbw 4315 */ 4316static void b43_nphy_tx_lpf_bw(struct b43_wldev *dev) 4317{ 4318 u16 tmp; 4319 4320 if (dev->phy.rev < 3 || dev->phy.rev >= 7) 4321 return; 4322 4323 if (b43_nphy_ipa(dev)) 4324 tmp = b43_is_40mhz(dev) ? 5 : 4; 4325 else 4326 tmp = b43_is_40mhz(dev) ? 3 : 1; 4327 b43_phy_write(dev, B43_NPHY_TXF_40CO_B32S2, 4328 (tmp << 9) | (tmp << 6) | (tmp << 3) | tmp); 4329 4330 if (b43_nphy_ipa(dev)) { 4331 tmp = b43_is_40mhz(dev) ? 4 : 1; 4332 b43_phy_write(dev, B43_NPHY_TXF_40CO_B1S2, 4333 (tmp << 9) | (tmp << 6) | (tmp << 3) | tmp); 4334 } 4335} 4336 4337/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxIqEst */ 4338static void b43_nphy_rx_iq_est(struct b43_wldev *dev, struct nphy_iq_est *est, 4339 u16 samps, u8 time, bool wait) 4340{ 4341 int i; 4342 u16 tmp; 4343 4344 b43_phy_write(dev, B43_NPHY_IQEST_SAMCNT, samps); 4345 b43_phy_maskset(dev, B43_NPHY_IQEST_WT, ~B43_NPHY_IQEST_WT_VAL, time); 4346 if (wait) 4347 b43_phy_set(dev, B43_NPHY_IQEST_CMD, B43_NPHY_IQEST_CMD_MODE); 4348 else 4349 b43_phy_mask(dev, B43_NPHY_IQEST_CMD, ~B43_NPHY_IQEST_CMD_MODE); 4350 4351 b43_phy_set(dev, B43_NPHY_IQEST_CMD, B43_NPHY_IQEST_CMD_START); 4352 4353 for (i = 1000; i; i--) { 4354 tmp = b43_phy_read(dev, B43_NPHY_IQEST_CMD); 4355 if (!(tmp & B43_NPHY_IQEST_CMD_START)) { 4356 est->i0_pwr = (b43_phy_read(dev, B43_NPHY_IQEST_IPACC_HI0) << 16) | 4357 b43_phy_read(dev, B43_NPHY_IQEST_IPACC_LO0); 4358 est->q0_pwr = (b43_phy_read(dev, B43_NPHY_IQEST_QPACC_HI0) << 16) | 4359 b43_phy_read(dev, B43_NPHY_IQEST_QPACC_LO0); 4360 est->iq0_prod = (b43_phy_read(dev, B43_NPHY_IQEST_IQACC_HI0) << 16) | 4361 b43_phy_read(dev, B43_NPHY_IQEST_IQACC_LO0); 4362 4363 est->i1_pwr = (b43_phy_read(dev, B43_NPHY_IQEST_IPACC_HI1) << 16) | 4364 b43_phy_read(dev, B43_NPHY_IQEST_IPACC_LO1); 4365 est->q1_pwr = (b43_phy_read(dev, B43_NPHY_IQEST_QPACC_HI1) << 16) | 4366 b43_phy_read(dev, B43_NPHY_IQEST_QPACC_LO1); 4367 est->iq1_prod = (b43_phy_read(dev, B43_NPHY_IQEST_IQACC_HI1) << 16) | 4368 b43_phy_read(dev, B43_NPHY_IQEST_IQACC_LO1); 4369 return; 4370 } 4371 udelay(10); 4372 } 4373 memset(est, 0, sizeof(*est)); 4374} 4375 4376/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxIqCoeffs */ 4377static void b43_nphy_rx_iq_coeffs(struct b43_wldev *dev, bool write, 4378 struct b43_phy_n_iq_comp *pcomp) 4379{ 4380 if (write) { 4381 b43_phy_write(dev, B43_NPHY_C1_RXIQ_COMPA0, pcomp->a0); 4382 b43_phy_write(dev, B43_NPHY_C1_RXIQ_COMPB0, pcomp->b0); 4383 b43_phy_write(dev, B43_NPHY_C2_RXIQ_COMPA1, pcomp->a1); 4384 b43_phy_write(dev, B43_NPHY_C2_RXIQ_COMPB1, pcomp->b1); 4385 } else { 4386 pcomp->a0 = b43_phy_read(dev, B43_NPHY_C1_RXIQ_COMPA0); 4387 pcomp->b0 = b43_phy_read(dev, B43_NPHY_C1_RXIQ_COMPB0); 4388 pcomp->a1 = b43_phy_read(dev, B43_NPHY_C2_RXIQ_COMPA1); 4389 pcomp->b1 = b43_phy_read(dev, B43_NPHY_C2_RXIQ_COMPB1); 4390 } 4391} 4392 4393#if 0 4394/* Ready but not used anywhere */ 4395/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxCalPhyCleanup */ 4396static void b43_nphy_rx_cal_phy_cleanup(struct b43_wldev *dev, u8 core) 4397{ 4398 u16 *regs = dev->phy.n->tx_rx_cal_phy_saveregs; 4399 4400 b43_phy_write(dev, B43_NPHY_RFSEQCA, regs[0]); 4401 if (core == 0) { 4402 b43_phy_write(dev, B43_NPHY_AFECTL_C1, regs[1]); 4403 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, regs[2]); 4404 } else { 4405 b43_phy_write(dev, B43_NPHY_AFECTL_C2, regs[1]); 4406 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, regs[2]); 4407 } 4408 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, regs[3]); 4409 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, regs[4]); 4410 b43_phy_write(dev, B43_NPHY_RFCTL_RSSIO1, regs[5]); 4411 b43_phy_write(dev, B43_NPHY_RFCTL_RSSIO2, regs[6]); 4412 b43_phy_write(dev, B43_NPHY_TXF_40CO_B1S1, regs[7]); 4413 b43_phy_write(dev, B43_NPHY_RFCTL_OVER, regs[8]); 4414 b43_phy_write(dev, B43_NPHY_PAPD_EN0, regs[9]); 4415 b43_phy_write(dev, B43_NPHY_PAPD_EN1, regs[10]); 4416} 4417 4418/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxCalPhySetup */ 4419static void b43_nphy_rx_cal_phy_setup(struct b43_wldev *dev, u8 core) 4420{ 4421 u8 rxval, txval; 4422 u16 *regs = dev->phy.n->tx_rx_cal_phy_saveregs; 4423 4424 regs[0] = b43_phy_read(dev, B43_NPHY_RFSEQCA); 4425 if (core == 0) { 4426 regs[1] = b43_phy_read(dev, B43_NPHY_AFECTL_C1); 4427 regs[2] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER1); 4428 } else { 4429 regs[1] = b43_phy_read(dev, B43_NPHY_AFECTL_C2); 4430 regs[2] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 4431 } 4432 regs[3] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC1); 4433 regs[4] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC2); 4434 regs[5] = b43_phy_read(dev, B43_NPHY_RFCTL_RSSIO1); 4435 regs[6] = b43_phy_read(dev, B43_NPHY_RFCTL_RSSIO2); 4436 regs[7] = b43_phy_read(dev, B43_NPHY_TXF_40CO_B1S1); 4437 regs[8] = b43_phy_read(dev, B43_NPHY_RFCTL_OVER); 4438 regs[9] = b43_phy_read(dev, B43_NPHY_PAPD_EN0); 4439 regs[10] = b43_phy_read(dev, B43_NPHY_PAPD_EN1); 4440 4441 b43_phy_mask(dev, B43_NPHY_PAPD_EN0, ~0x0001); 4442 b43_phy_mask(dev, B43_NPHY_PAPD_EN1, ~0x0001); 4443 4444 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, 4445 ~B43_NPHY_RFSEQCA_RXDIS & 0xFFFF, 4446 ((1 - core) << B43_NPHY_RFSEQCA_RXDIS_SHIFT)); 4447 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXEN, 4448 ((1 - core) << B43_NPHY_RFSEQCA_TXEN_SHIFT)); 4449 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_RXEN, 4450 (core << B43_NPHY_RFSEQCA_RXEN_SHIFT)); 4451 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXDIS, 4452 (core << B43_NPHY_RFSEQCA_TXDIS_SHIFT)); 4453 4454 if (core == 0) { 4455 b43_phy_mask(dev, B43_NPHY_AFECTL_C1, ~0x0007); 4456 b43_phy_set(dev, B43_NPHY_AFECTL_OVER1, 0x0007); 4457 } else { 4458 b43_phy_mask(dev, B43_NPHY_AFECTL_C2, ~0x0007); 4459 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x0007); 4460 } 4461 4462 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_PA, 0, 3); 4463 b43_nphy_rf_ctl_override(dev, 8, 0, 3, false); 4464 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RX2TX); 4465 4466 if (core == 0) { 4467 rxval = 1; 4468 txval = 8; 4469 } else { 4470 rxval = 4; 4471 txval = 2; 4472 } 4473 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_TRSW, rxval, 4474 core + 1); 4475 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_TRSW, txval, 4476 2 - core); 4477} 4478#endif 4479 4480/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/CalcRxIqComp */ 4481static void b43_nphy_calc_rx_iq_comp(struct b43_wldev *dev, u8 mask) 4482{ 4483 int i; 4484 s32 iq; 4485 u32 ii; 4486 u32 qq; 4487 int iq_nbits, qq_nbits; 4488 int arsh, brsh; 4489 u16 tmp, a, b; 4490 4491 struct nphy_iq_est est; 4492 struct b43_phy_n_iq_comp old; 4493 struct b43_phy_n_iq_comp new = { }; 4494 bool error = false; 4495 4496 if (mask == 0) 4497 return; 4498 4499 b43_nphy_rx_iq_coeffs(dev, false, &old); 4500 b43_nphy_rx_iq_coeffs(dev, true, &new); 4501 b43_nphy_rx_iq_est(dev, &est, 0x4000, 32, false); 4502 new = old; 4503 4504 for (i = 0; i < 2; i++) { 4505 if (i == 0 && (mask & 1)) { 4506 iq = est.iq0_prod; 4507 ii = est.i0_pwr; 4508 qq = est.q0_pwr; 4509 } else if (i == 1 && (mask & 2)) { 4510 iq = est.iq1_prod; 4511 ii = est.i1_pwr; 4512 qq = est.q1_pwr; 4513 } else { 4514 continue; 4515 } 4516 4517 if (ii + qq < 2) { 4518 error = true; 4519 break; 4520 } 4521 4522 iq_nbits = fls(abs(iq)); 4523 qq_nbits = fls(qq); 4524 4525 arsh = iq_nbits - 20; 4526 if (arsh >= 0) { 4527 a = -((iq << (30 - iq_nbits)) + (ii >> (1 + arsh))); 4528 tmp = ii >> arsh; 4529 } else { 4530 a = -((iq << (30 - iq_nbits)) + (ii << (-1 - arsh))); 4531 tmp = ii << -arsh; 4532 } 4533 if (tmp == 0) { 4534 error = true; 4535 break; 4536 } 4537 a /= tmp; 4538 4539 brsh = qq_nbits - 11; 4540 if (brsh >= 0) { 4541 b = (qq << (31 - qq_nbits)); 4542 tmp = ii >> brsh; 4543 } else { 4544 b = (qq << (31 - qq_nbits)); 4545 tmp = ii << -brsh; 4546 } 4547 if (tmp == 0) { 4548 error = true; 4549 break; 4550 } 4551 b = int_sqrt(b / tmp - a * a) - (1 << 10); 4552 4553 if (i == 0 && (mask & 0x1)) { 4554 if (dev->phy.rev >= 3) { 4555 new.a0 = a & 0x3FF; 4556 new.b0 = b & 0x3FF; 4557 } else { 4558 new.a0 = b & 0x3FF; 4559 new.b0 = a & 0x3FF; 4560 } 4561 } else if (i == 1 && (mask & 0x2)) { 4562 if (dev->phy.rev >= 3) { 4563 new.a1 = a & 0x3FF; 4564 new.b1 = b & 0x3FF; 4565 } else { 4566 new.a1 = b & 0x3FF; 4567 new.b1 = a & 0x3FF; 4568 } 4569 } 4570 } 4571 4572 if (error) 4573 new = old; 4574 4575 b43_nphy_rx_iq_coeffs(dev, true, &new); 4576} 4577 4578/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxIqWar */ 4579static void b43_nphy_tx_iq_workaround(struct b43_wldev *dev) 4580{ 4581 u16 array[4]; 4582 b43_ntab_read_bulk(dev, B43_NTAB16(0xF, 0x50), 4, array); 4583 4584 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_NPHY_TXIQW0, array[0]); 4585 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_NPHY_TXIQW1, array[1]); 4586 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_NPHY_TXIQW2, array[2]); 4587 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_NPHY_TXIQW3, array[3]); 4588} 4589 4590/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SpurWar */ 4591static void b43_nphy_spur_workaround(struct b43_wldev *dev) 4592{ 4593 struct b43_phy_n *nphy = dev->phy.n; 4594 4595 u8 channel = dev->phy.channel; 4596 int tone[2] = { 57, 58 }; 4597 u32 noise[2] = { 0x3FF, 0x3FF }; 4598 4599 B43_WARN_ON(dev->phy.rev < 3); 4600 4601 if (nphy->hang_avoid) 4602 b43_nphy_stay_in_carrier_search(dev, 1); 4603 4604 if (nphy->gband_spurwar_en) { 4605 /* TODO: N PHY Adjust Analog Pfbw (7) */ 4606 if (channel == 11 && b43_is_40mhz(dev)) { 4607 ; /* TODO: N PHY Adjust Min Noise Var(2, tone, noise)*/ 4608 } else { 4609 ; /* TODO: N PHY Adjust Min Noise Var(0, NULL, NULL)*/ 4610 } 4611 /* TODO: N PHY Adjust CRS Min Power (0x1E) */ 4612 } 4613 4614 if (nphy->aband_spurwar_en) { 4615 if (channel == 54) { 4616 tone[0] = 0x20; 4617 noise[0] = 0x25F; 4618 } else if (channel == 38 || channel == 102 || channel == 118) { 4619 if (0 /* FIXME */) { 4620 tone[0] = 0x20; 4621 noise[0] = 0x21F; 4622 } else { 4623 tone[0] = 0; 4624 noise[0] = 0; 4625 } 4626 } else if (channel == 134) { 4627 tone[0] = 0x20; 4628 noise[0] = 0x21F; 4629 } else if (channel == 151) { 4630 tone[0] = 0x10; 4631 noise[0] = 0x23F; 4632 } else if (channel == 153 || channel == 161) { 4633 tone[0] = 0x30; 4634 noise[0] = 0x23F; 4635 } else { 4636 tone[0] = 0; 4637 noise[0] = 0; 4638 } 4639 4640 if (!tone[0] && !noise[0]) { 4641 ; /* TODO: N PHY Adjust Min Noise Var(1, tone, noise)*/ 4642 } else { 4643 ; /* TODO: N PHY Adjust Min Noise Var(0, NULL, NULL)*/ 4644 } 4645 } 4646 4647 if (nphy->hang_avoid) 4648 b43_nphy_stay_in_carrier_search(dev, 0); 4649} 4650 4651/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxPwrCtrlCoefSetup */ 4652static void b43_nphy_tx_pwr_ctrl_coef_setup(struct b43_wldev *dev) 4653{ 4654 struct b43_phy_n *nphy = dev->phy.n; 4655 int i, j; 4656 u32 tmp; 4657 u32 cur_real, cur_imag, real_part, imag_part; 4658 4659 u16 buffer[7]; 4660 4661 if (nphy->hang_avoid) 4662 b43_nphy_stay_in_carrier_search(dev, true); 4663 4664 b43_ntab_read_bulk(dev, B43_NTAB16(15, 80), 7, buffer); 4665 4666 for (i = 0; i < 2; i++) { 4667 tmp = ((buffer[i * 2] & 0x3FF) << 10) | 4668 (buffer[i * 2 + 1] & 0x3FF); 4669 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 4670 (((i + 26) << 10) | 320)); 4671 for (j = 0; j < 128; j++) { 4672 b43_phy_write(dev, B43_NPHY_TABLE_DATAHI, 4673 ((tmp >> 16) & 0xFFFF)); 4674 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 4675 (tmp & 0xFFFF)); 4676 } 4677 } 4678 4679 for (i = 0; i < 2; i++) { 4680 tmp = buffer[5 + i]; 4681 real_part = (tmp >> 8) & 0xFF; 4682 imag_part = (tmp & 0xFF); 4683 b43_phy_write(dev, B43_NPHY_TABLE_ADDR, 4684 (((i + 26) << 10) | 448)); 4685 4686 if (dev->phy.rev >= 3) { 4687 cur_real = real_part; 4688 cur_imag = imag_part; 4689 tmp = ((cur_real & 0xFF) << 8) | (cur_imag & 0xFF); 4690 } 4691 4692 for (j = 0; j < 128; j++) { 4693 if (dev->phy.rev < 3) { 4694 cur_real = (real_part * loscale[j] + 128) >> 8; 4695 cur_imag = (imag_part * loscale[j] + 128) >> 8; 4696 tmp = ((cur_real & 0xFF) << 8) | 4697 (cur_imag & 0xFF); 4698 } 4699 b43_phy_write(dev, B43_NPHY_TABLE_DATAHI, 4700 ((tmp >> 16) & 0xFFFF)); 4701 b43_phy_write(dev, B43_NPHY_TABLE_DATALO, 4702 (tmp & 0xFFFF)); 4703 } 4704 } 4705 4706 if (dev->phy.rev >= 3) { 4707 b43_shm_write16(dev, B43_SHM_SHARED, 4708 B43_SHM_SH_NPHY_TXPWR_INDX0, 0xFFFF); 4709 b43_shm_write16(dev, B43_SHM_SHARED, 4710 B43_SHM_SH_NPHY_TXPWR_INDX1, 0xFFFF); 4711 } 4712 4713 if (nphy->hang_avoid) 4714 b43_nphy_stay_in_carrier_search(dev, false); 4715} 4716 4717/* 4718 * Restore RSSI Calibration 4719 * https://bcm-v4.sipsolutions.net/802.11/PHY/N/RestoreRssiCal 4720 */ 4721static void b43_nphy_restore_rssi_cal(struct b43_wldev *dev) 4722{ 4723 struct b43_phy_n *nphy = dev->phy.n; 4724 4725 u16 *rssical_radio_regs = NULL; 4726 u16 *rssical_phy_regs = NULL; 4727 4728 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 4729 if (!nphy->rssical_chanspec_2G.center_freq) 4730 return; 4731 rssical_radio_regs = nphy->rssical_cache.rssical_radio_regs_2G; 4732 rssical_phy_regs = nphy->rssical_cache.rssical_phy_regs_2G; 4733 } else { 4734 if (!nphy->rssical_chanspec_5G.center_freq) 4735 return; 4736 rssical_radio_regs = nphy->rssical_cache.rssical_radio_regs_5G; 4737 rssical_phy_regs = nphy->rssical_cache.rssical_phy_regs_5G; 4738 } 4739 4740 if (dev->phy.rev >= 19) { 4741 /* TODO */ 4742 } else if (dev->phy.rev >= 7) { 4743 b43_radio_maskset(dev, R2057_NB_MASTER_CORE0, ~R2057_VCM_MASK, 4744 rssical_radio_regs[0]); 4745 b43_radio_maskset(dev, R2057_NB_MASTER_CORE1, ~R2057_VCM_MASK, 4746 rssical_radio_regs[1]); 4747 } else { 4748 b43_radio_maskset(dev, B2056_RX0 | B2056_RX_RSSI_MISC, 0xE3, 4749 rssical_radio_regs[0]); 4750 b43_radio_maskset(dev, B2056_RX1 | B2056_RX_RSSI_MISC, 0xE3, 4751 rssical_radio_regs[1]); 4752 } 4753 4754 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_Z, rssical_phy_regs[0]); 4755 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_Z, rssical_phy_regs[1]); 4756 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_Z, rssical_phy_regs[2]); 4757 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_Z, rssical_phy_regs[3]); 4758 4759 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_X, rssical_phy_regs[4]); 4760 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_X, rssical_phy_regs[5]); 4761 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_X, rssical_phy_regs[6]); 4762 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_X, rssical_phy_regs[7]); 4763 4764 b43_phy_write(dev, B43_NPHY_RSSIMC_0I_RSSI_Y, rssical_phy_regs[8]); 4765 b43_phy_write(dev, B43_NPHY_RSSIMC_0Q_RSSI_Y, rssical_phy_regs[9]); 4766 b43_phy_write(dev, B43_NPHY_RSSIMC_1I_RSSI_Y, rssical_phy_regs[10]); 4767 b43_phy_write(dev, B43_NPHY_RSSIMC_1Q_RSSI_Y, rssical_phy_regs[11]); 4768} 4769 4770static void b43_nphy_tx_cal_radio_setup_rev19(struct b43_wldev *dev) 4771{ 4772 /* TODO */ 4773} 4774 4775static void b43_nphy_tx_cal_radio_setup_rev7(struct b43_wldev *dev) 4776{ 4777 struct b43_phy *phy = &dev->phy; 4778 struct b43_phy_n *nphy = dev->phy.n; 4779 u16 *save = nphy->tx_rx_cal_radio_saveregs; 4780 int core, off; 4781 u16 r, tmp; 4782 4783 for (core = 0; core < 2; core++) { 4784 r = core ? 0x20 : 0; 4785 off = core * 11; 4786 4787 save[off + 0] = b43_radio_read(dev, r + R2057_TX0_TX_SSI_MASTER); 4788 save[off + 1] = b43_radio_read(dev, r + R2057_TX0_IQCAL_VCM_HG); 4789 save[off + 2] = b43_radio_read(dev, r + R2057_TX0_IQCAL_IDAC); 4790 save[off + 3] = b43_radio_read(dev, r + R2057_TX0_TSSI_VCM); 4791 save[off + 4] = 0; 4792 save[off + 5] = b43_radio_read(dev, r + R2057_TX0_TX_SSI_MUX); 4793 if (phy->radio_rev != 5) 4794 save[off + 6] = b43_radio_read(dev, r + R2057_TX0_TSSIA); 4795 save[off + 7] = b43_radio_read(dev, r + R2057_TX0_TSSIG); 4796 save[off + 8] = b43_radio_read(dev, r + R2057_TX0_TSSI_MISC1); 4797 4798 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 4799 b43_radio_write(dev, r + R2057_TX0_TX_SSI_MASTER, 0xA); 4800 b43_radio_write(dev, r + R2057_TX0_IQCAL_VCM_HG, 0x43); 4801 b43_radio_write(dev, r + R2057_TX0_IQCAL_IDAC, 0x55); 4802 b43_radio_write(dev, r + R2057_TX0_TSSI_VCM, 0); 4803 b43_radio_write(dev, r + R2057_TX0_TSSIG, 0); 4804 if (nphy->use_int_tx_iq_lo_cal) { 4805 b43_radio_write(dev, r + R2057_TX0_TX_SSI_MUX, 0x4); 4806 tmp = true ? 0x31 : 0x21; /* TODO */ 4807 b43_radio_write(dev, r + R2057_TX0_TSSIA, tmp); 4808 } 4809 b43_radio_write(dev, r + R2057_TX0_TSSI_MISC1, 0x00); 4810 } else { 4811 b43_radio_write(dev, r + R2057_TX0_TX_SSI_MASTER, 0x6); 4812 b43_radio_write(dev, r + R2057_TX0_IQCAL_VCM_HG, 0x43); 4813 b43_radio_write(dev, r + R2057_TX0_IQCAL_IDAC, 0x55); 4814 b43_radio_write(dev, r + R2057_TX0_TSSI_VCM, 0); 4815 4816 if (phy->radio_rev != 5) 4817 b43_radio_write(dev, r + R2057_TX0_TSSIA, 0); 4818 if (nphy->use_int_tx_iq_lo_cal) { 4819 b43_radio_write(dev, r + R2057_TX0_TX_SSI_MUX, 0x6); 4820 tmp = true ? 0x31 : 0x21; /* TODO */ 4821 b43_radio_write(dev, r + R2057_TX0_TSSIG, tmp); 4822 } 4823 b43_radio_write(dev, r + R2057_TX0_TSSI_MISC1, 0); 4824 } 4825 } 4826} 4827 4828/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxCalRadioSetup */ 4829static void b43_nphy_tx_cal_radio_setup(struct b43_wldev *dev) 4830{ 4831 struct b43_phy *phy = &dev->phy; 4832 struct b43_phy_n *nphy = dev->phy.n; 4833 u16 *save = nphy->tx_rx_cal_radio_saveregs; 4834 u16 tmp; 4835 u8 offset, i; 4836 4837 if (phy->rev >= 19) { 4838 b43_nphy_tx_cal_radio_setup_rev19(dev); 4839 } else if (phy->rev >= 7) { 4840 b43_nphy_tx_cal_radio_setup_rev7(dev); 4841 } else if (phy->rev >= 3) { 4842 for (i = 0; i < 2; i++) { 4843 tmp = (i == 0) ? 0x2000 : 0x3000; 4844 offset = i * 11; 4845 4846 save[offset + 0] = b43_radio_read(dev, B2055_CAL_RVARCTL); 4847 save[offset + 1] = b43_radio_read(dev, B2055_CAL_LPOCTL); 4848 save[offset + 2] = b43_radio_read(dev, B2055_CAL_TS); 4849 save[offset + 3] = b43_radio_read(dev, B2055_CAL_RCCALRTS); 4850 save[offset + 4] = b43_radio_read(dev, B2055_CAL_RCALRTS); 4851 save[offset + 5] = b43_radio_read(dev, B2055_PADDRV); 4852 save[offset + 6] = b43_radio_read(dev, B2055_XOCTL1); 4853 save[offset + 7] = b43_radio_read(dev, B2055_XOCTL2); 4854 save[offset + 8] = b43_radio_read(dev, B2055_XOREGUL); 4855 save[offset + 9] = b43_radio_read(dev, B2055_XOMISC); 4856 save[offset + 10] = b43_radio_read(dev, B2055_PLL_LFC1); 4857 4858 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) { 4859 b43_radio_write(dev, tmp | B2055_CAL_RVARCTL, 0x0A); 4860 b43_radio_write(dev, tmp | B2055_CAL_LPOCTL, 0x40); 4861 b43_radio_write(dev, tmp | B2055_CAL_TS, 0x55); 4862 b43_radio_write(dev, tmp | B2055_CAL_RCCALRTS, 0); 4863 b43_radio_write(dev, tmp | B2055_CAL_RCALRTS, 0); 4864 if (nphy->ipa5g_on) { 4865 b43_radio_write(dev, tmp | B2055_PADDRV, 4); 4866 b43_radio_write(dev, tmp | B2055_XOCTL1, 1); 4867 } else { 4868 b43_radio_write(dev, tmp | B2055_PADDRV, 0); 4869 b43_radio_write(dev, tmp | B2055_XOCTL1, 0x2F); 4870 } 4871 b43_radio_write(dev, tmp | B2055_XOCTL2, 0); 4872 } else { 4873 b43_radio_write(dev, tmp | B2055_CAL_RVARCTL, 0x06); 4874 b43_radio_write(dev, tmp | B2055_CAL_LPOCTL, 0x40); 4875 b43_radio_write(dev, tmp | B2055_CAL_TS, 0x55); 4876 b43_radio_write(dev, tmp | B2055_CAL_RCCALRTS, 0); 4877 b43_radio_write(dev, tmp | B2055_CAL_RCALRTS, 0); 4878 b43_radio_write(dev, tmp | B2055_XOCTL1, 0); 4879 if (nphy->ipa2g_on) { 4880 b43_radio_write(dev, tmp | B2055_PADDRV, 6); 4881 b43_radio_write(dev, tmp | B2055_XOCTL2, 4882 (dev->phy.rev < 5) ? 0x11 : 0x01); 4883 } else { 4884 b43_radio_write(dev, tmp | B2055_PADDRV, 0); 4885 b43_radio_write(dev, tmp | B2055_XOCTL2, 0); 4886 } 4887 } 4888 b43_radio_write(dev, tmp | B2055_XOREGUL, 0); 4889 b43_radio_write(dev, tmp | B2055_XOMISC, 0); 4890 b43_radio_write(dev, tmp | B2055_PLL_LFC1, 0); 4891 } 4892 } else { 4893 save[0] = b43_radio_read(dev, B2055_C1_TX_RF_IQCAL1); 4894 b43_radio_write(dev, B2055_C1_TX_RF_IQCAL1, 0x29); 4895 4896 save[1] = b43_radio_read(dev, B2055_C1_TX_RF_IQCAL2); 4897 b43_radio_write(dev, B2055_C1_TX_RF_IQCAL2, 0x54); 4898 4899 save[2] = b43_radio_read(dev, B2055_C2_TX_RF_IQCAL1); 4900 b43_radio_write(dev, B2055_C2_TX_RF_IQCAL1, 0x29); 4901 4902 save[3] = b43_radio_read(dev, B2055_C2_TX_RF_IQCAL2); 4903 b43_radio_write(dev, B2055_C2_TX_RF_IQCAL2, 0x54); 4904 4905 save[3] = b43_radio_read(dev, B2055_C1_PWRDET_RXTX); 4906 save[4] = b43_radio_read(dev, B2055_C2_PWRDET_RXTX); 4907 4908 if (!(b43_phy_read(dev, B43_NPHY_BANDCTL) & 4909 B43_NPHY_BANDCTL_5GHZ)) { 4910 b43_radio_write(dev, B2055_C1_PWRDET_RXTX, 0x04); 4911 b43_radio_write(dev, B2055_C2_PWRDET_RXTX, 0x04); 4912 } else { 4913 b43_radio_write(dev, B2055_C1_PWRDET_RXTX, 0x20); 4914 b43_radio_write(dev, B2055_C2_PWRDET_RXTX, 0x20); 4915 } 4916 4917 if (dev->phy.rev < 2) { 4918 b43_radio_set(dev, B2055_C1_TX_BB_MXGM, 0x20); 4919 b43_radio_set(dev, B2055_C2_TX_BB_MXGM, 0x20); 4920 } else { 4921 b43_radio_mask(dev, B2055_C1_TX_BB_MXGM, ~0x20); 4922 b43_radio_mask(dev, B2055_C2_TX_BB_MXGM, ~0x20); 4923 } 4924 } 4925} 4926 4927/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/UpdateTxCalLadder */ 4928static void b43_nphy_update_tx_cal_ladder(struct b43_wldev *dev, u16 core) 4929{ 4930 struct b43_phy_n *nphy = dev->phy.n; 4931 int i; 4932 u16 scale, entry; 4933 4934 u16 tmp = nphy->txcal_bbmult; 4935 if (core == 0) 4936 tmp >>= 8; 4937 tmp &= 0xff; 4938 4939 for (i = 0; i < 18; i++) { 4940 scale = (ladder_lo[i].percent * tmp) / 100; 4941 entry = ((scale & 0xFF) << 8) | ladder_lo[i].g_env; 4942 b43_ntab_write(dev, B43_NTAB16(15, i), entry); 4943 4944 scale = (ladder_iq[i].percent * tmp) / 100; 4945 entry = ((scale & 0xFF) << 8) | ladder_iq[i].g_env; 4946 b43_ntab_write(dev, B43_NTAB16(15, i + 32), entry); 4947 } 4948} 4949 4950static void b43_nphy_pa_set_tx_dig_filter(struct b43_wldev *dev, u16 offset, 4951 const s16 *filter) 4952{ 4953 int i; 4954 4955 offset = B43_PHY_N(offset); 4956 4957 for (i = 0; i < 15; i++, offset++) 4958 b43_phy_write(dev, offset, filter[i]); 4959} 4960 4961/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/ExtPaSetTxDigiFilts */ 4962static void b43_nphy_ext_pa_set_tx_dig_filters(struct b43_wldev *dev) 4963{ 4964 b43_nphy_pa_set_tx_dig_filter(dev, 0x2C5, 4965 tbl_tx_filter_coef_rev4[2]); 4966} 4967 4968/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/IpaSetTxDigiFilts */ 4969static void b43_nphy_int_pa_set_tx_dig_filters(struct b43_wldev *dev) 4970{ 4971 /* B43_NPHY_TXF_20CO_S0A1, B43_NPHY_TXF_40CO_S0A1, unknown */ 4972 static const u16 offset[] = { 0x186, 0x195, 0x2C5 }; 4973 static const s16 dig_filter_phy_rev16[] = { 4974 -375, 136, -407, 208, -1527, 4975 956, 93, 186, 93, 230, 4976 -44, 230, 201, -191, 201, 4977 }; 4978 int i; 4979 4980 for (i = 0; i < 3; i++) 4981 b43_nphy_pa_set_tx_dig_filter(dev, offset[i], 4982 tbl_tx_filter_coef_rev4[i]); 4983 4984 /* Verified with BCM43227 and BCM43228 */ 4985 if (dev->phy.rev == 16) 4986 b43_nphy_pa_set_tx_dig_filter(dev, 0x186, dig_filter_phy_rev16); 4987 4988 /* Verified with BCM43131 and BCM43217 */ 4989 if (dev->phy.rev == 17) { 4990 b43_nphy_pa_set_tx_dig_filter(dev, 0x186, dig_filter_phy_rev16); 4991 b43_nphy_pa_set_tx_dig_filter(dev, 0x195, 4992 tbl_tx_filter_coef_rev4[1]); 4993 } 4994 4995 if (b43_is_40mhz(dev)) { 4996 b43_nphy_pa_set_tx_dig_filter(dev, 0x186, 4997 tbl_tx_filter_coef_rev4[3]); 4998 } else { 4999 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) 5000 b43_nphy_pa_set_tx_dig_filter(dev, 0x186, 5001 tbl_tx_filter_coef_rev4[5]); 5002 if (dev->phy.channel == 14) 5003 b43_nphy_pa_set_tx_dig_filter(dev, 0x186, 5004 tbl_tx_filter_coef_rev4[6]); 5005 } 5006} 5007 5008/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/GetTxGain */ 5009static struct nphy_txgains b43_nphy_get_tx_gains(struct b43_wldev *dev) 5010{ 5011 struct b43_phy_n *nphy = dev->phy.n; 5012 5013 u16 curr_gain[2]; 5014 struct nphy_txgains target; 5015 const u32 *table = NULL; 5016 5017 if (!nphy->txpwrctrl) { 5018 int i; 5019 5020 if (nphy->hang_avoid) 5021 b43_nphy_stay_in_carrier_search(dev, true); 5022 b43_ntab_read_bulk(dev, B43_NTAB16(7, 0x110), 2, curr_gain); 5023 if (nphy->hang_avoid) 5024 b43_nphy_stay_in_carrier_search(dev, false); 5025 5026 for (i = 0; i < 2; ++i) { 5027 if (dev->phy.rev >= 7) { 5028 target.ipa[i] = curr_gain[i] & 0x0007; 5029 target.pad[i] = (curr_gain[i] & 0x00F8) >> 3; 5030 target.pga[i] = (curr_gain[i] & 0x0F00) >> 8; 5031 target.txgm[i] = (curr_gain[i] & 0x7000) >> 12; 5032 target.tx_lpf[i] = (curr_gain[i] & 0x8000) >> 15; 5033 } else if (dev->phy.rev >= 3) { 5034 target.ipa[i] = curr_gain[i] & 0x000F; 5035 target.pad[i] = (curr_gain[i] & 0x00F0) >> 4; 5036 target.pga[i] = (curr_gain[i] & 0x0F00) >> 8; 5037 target.txgm[i] = (curr_gain[i] & 0x7000) >> 12; 5038 } else { 5039 target.ipa[i] = curr_gain[i] & 0x0003; 5040 target.pad[i] = (curr_gain[i] & 0x000C) >> 2; 5041 target.pga[i] = (curr_gain[i] & 0x0070) >> 4; 5042 target.txgm[i] = (curr_gain[i] & 0x0380) >> 7; 5043 } 5044 } 5045 } else { 5046 int i; 5047 u16 index[2]; 5048 index[0] = (b43_phy_read(dev, B43_NPHY_C1_TXPCTL_STAT) & 5049 B43_NPHY_TXPCTL_STAT_BIDX) >> 5050 B43_NPHY_TXPCTL_STAT_BIDX_SHIFT; 5051 index[1] = (b43_phy_read(dev, B43_NPHY_C2_TXPCTL_STAT) & 5052 B43_NPHY_TXPCTL_STAT_BIDX) >> 5053 B43_NPHY_TXPCTL_STAT_BIDX_SHIFT; 5054 5055 for (i = 0; i < 2; ++i) { 5056 table = b43_nphy_get_tx_gain_table(dev); 5057 if (!table) 5058 break; 5059 5060 if (dev->phy.rev >= 7) { 5061 target.ipa[i] = (table[index[i]] >> 16) & 0x7; 5062 target.pad[i] = (table[index[i]] >> 19) & 0x1F; 5063 target.pga[i] = (table[index[i]] >> 24) & 0xF; 5064 target.txgm[i] = (table[index[i]] >> 28) & 0x7; 5065 target.tx_lpf[i] = (table[index[i]] >> 31) & 0x1; 5066 } else if (dev->phy.rev >= 3) { 5067 target.ipa[i] = (table[index[i]] >> 16) & 0xF; 5068 target.pad[i] = (table[index[i]] >> 20) & 0xF; 5069 target.pga[i] = (table[index[i]] >> 24) & 0xF; 5070 target.txgm[i] = (table[index[i]] >> 28) & 0xF; 5071 } else { 5072 target.ipa[i] = (table[index[i]] >> 16) & 0x3; 5073 target.pad[i] = (table[index[i]] >> 18) & 0x3; 5074 target.pga[i] = (table[index[i]] >> 20) & 0x7; 5075 target.txgm[i] = (table[index[i]] >> 23) & 0x7; 5076 } 5077 } 5078 } 5079 5080 return target; 5081} 5082 5083/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxCalPhyCleanup */ 5084static void b43_nphy_tx_cal_phy_cleanup(struct b43_wldev *dev) 5085{ 5086 u16 *regs = dev->phy.n->tx_rx_cal_phy_saveregs; 5087 5088 if (dev->phy.rev >= 3) { 5089 b43_phy_write(dev, B43_NPHY_AFECTL_C1, regs[0]); 5090 b43_phy_write(dev, B43_NPHY_AFECTL_C2, regs[1]); 5091 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, regs[2]); 5092 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, regs[3]); 5093 b43_phy_write(dev, B43_NPHY_BBCFG, regs[4]); 5094 b43_ntab_write(dev, B43_NTAB16(8, 3), regs[5]); 5095 b43_ntab_write(dev, B43_NTAB16(8, 19), regs[6]); 5096 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, regs[7]); 5097 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, regs[8]); 5098 b43_phy_write(dev, B43_NPHY_PAPD_EN0, regs[9]); 5099 b43_phy_write(dev, B43_NPHY_PAPD_EN1, regs[10]); 5100 b43_nphy_reset_cca(dev); 5101 } else { 5102 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, regs[0]); 5103 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, regs[1]); 5104 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, regs[2]); 5105 b43_ntab_write(dev, B43_NTAB16(8, 2), regs[3]); 5106 b43_ntab_write(dev, B43_NTAB16(8, 18), regs[4]); 5107 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, regs[5]); 5108 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, regs[6]); 5109 } 5110} 5111 5112/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/TxCalPhySetup */ 5113static void b43_nphy_tx_cal_phy_setup(struct b43_wldev *dev) 5114{ 5115 struct b43_phy *phy = &dev->phy; 5116 struct b43_phy_n *nphy = dev->phy.n; 5117 u16 *regs = dev->phy.n->tx_rx_cal_phy_saveregs; 5118 u16 tmp; 5119 5120 regs[0] = b43_phy_read(dev, B43_NPHY_AFECTL_C1); 5121 regs[1] = b43_phy_read(dev, B43_NPHY_AFECTL_C2); 5122 if (dev->phy.rev >= 3) { 5123 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0xF0FF, 0x0A00); 5124 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0xF0FF, 0x0A00); 5125 5126 tmp = b43_phy_read(dev, B43_NPHY_AFECTL_OVER1); 5127 regs[2] = tmp; 5128 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, tmp | 0x0600); 5129 5130 tmp = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 5131 regs[3] = tmp; 5132 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, tmp | 0x0600); 5133 5134 regs[4] = b43_phy_read(dev, B43_NPHY_BBCFG); 5135 b43_phy_mask(dev, B43_NPHY_BBCFG, 5136 ~B43_NPHY_BBCFG_RSTRX & 0xFFFF); 5137 5138 tmp = b43_ntab_read(dev, B43_NTAB16(8, 3)); 5139 regs[5] = tmp; 5140 b43_ntab_write(dev, B43_NTAB16(8, 3), 0); 5141 5142 tmp = b43_ntab_read(dev, B43_NTAB16(8, 19)); 5143 regs[6] = tmp; 5144 b43_ntab_write(dev, B43_NTAB16(8, 19), 0); 5145 regs[7] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC1); 5146 regs[8] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC2); 5147 5148 if (!nphy->use_int_tx_iq_lo_cal) 5149 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_PA, 5150 1, 3); 5151 else 5152 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_PA, 5153 0, 3); 5154 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_TRSW, 2, 1); 5155 b43_nphy_rf_ctl_intc_override(dev, N_INTC_OVERRIDE_TRSW, 8, 2); 5156 5157 regs[9] = b43_phy_read(dev, B43_NPHY_PAPD_EN0); 5158 regs[10] = b43_phy_read(dev, B43_NPHY_PAPD_EN1); 5159 b43_phy_mask(dev, B43_NPHY_PAPD_EN0, ~0x0001); 5160 b43_phy_mask(dev, B43_NPHY_PAPD_EN1, ~0x0001); 5161 5162 tmp = b43_nphy_read_lpf_ctl(dev, 0); 5163 if (phy->rev >= 19) 5164 b43_nphy_rf_ctl_override_rev19(dev, 0x80, tmp, 0, false, 5165 1); 5166 else if (phy->rev >= 7) 5167 b43_nphy_rf_ctl_override_rev7(dev, 0x80, tmp, 0, false, 5168 1); 5169 5170 if (nphy->use_int_tx_iq_lo_cal && true /* FIXME */) { 5171 if (phy->rev >= 19) { 5172 b43_nphy_rf_ctl_override_rev19(dev, 0x8, 0, 0x3, 5173 false, 0); 5174 } else if (phy->rev >= 8) { 5175 b43_nphy_rf_ctl_override_rev7(dev, 0x8, 0, 0x3, 5176 false, 0); 5177 } else if (phy->rev == 7) { 5178 b43_radio_maskset(dev, R2057_OVR_REG0, 1 << 4, 1 << 4); 5179 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 5180 b43_radio_maskset(dev, R2057_PAD2G_TUNE_PUS_CORE0, ~1, 0); 5181 b43_radio_maskset(dev, R2057_PAD2G_TUNE_PUS_CORE1, ~1, 0); 5182 } else { 5183 b43_radio_maskset(dev, R2057_IPA5G_CASCOFFV_PU_CORE0, ~1, 0); 5184 b43_radio_maskset(dev, R2057_IPA5G_CASCOFFV_PU_CORE1, ~1, 0); 5185 } 5186 } 5187 } 5188 } else { 5189 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, 0xA000); 5190 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, 0xA000); 5191 tmp = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 5192 regs[2] = tmp; 5193 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, tmp | 0x3000); 5194 tmp = b43_ntab_read(dev, B43_NTAB16(8, 2)); 5195 regs[3] = tmp; 5196 tmp |= 0x2000; 5197 b43_ntab_write(dev, B43_NTAB16(8, 2), tmp); 5198 tmp = b43_ntab_read(dev, B43_NTAB16(8, 18)); 5199 regs[4] = tmp; 5200 tmp |= 0x2000; 5201 b43_ntab_write(dev, B43_NTAB16(8, 18), tmp); 5202 regs[5] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC1); 5203 regs[6] = b43_phy_read(dev, B43_NPHY_RFCTL_INTC2); 5204 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) 5205 tmp = 0x0180; 5206 else 5207 tmp = 0x0120; 5208 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, tmp); 5209 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, tmp); 5210 } 5211} 5212 5213/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SaveCal */ 5214static void b43_nphy_save_cal(struct b43_wldev *dev) 5215{ 5216 struct b43_phy *phy = &dev->phy; 5217 struct b43_phy_n *nphy = dev->phy.n; 5218 5219 struct b43_phy_n_iq_comp *rxcal_coeffs = NULL; 5220 u16 *txcal_radio_regs = NULL; 5221 struct b43_chanspec *iqcal_chanspec; 5222 u16 *table = NULL; 5223 5224 if (nphy->hang_avoid) 5225 b43_nphy_stay_in_carrier_search(dev, 1); 5226 5227 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 5228 rxcal_coeffs = &nphy->cal_cache.rxcal_coeffs_2G; 5229 txcal_radio_regs = nphy->cal_cache.txcal_radio_regs_2G; 5230 iqcal_chanspec = &nphy->iqcal_chanspec_2G; 5231 table = nphy->cal_cache.txcal_coeffs_2G; 5232 } else { 5233 rxcal_coeffs = &nphy->cal_cache.rxcal_coeffs_5G; 5234 txcal_radio_regs = nphy->cal_cache.txcal_radio_regs_5G; 5235 iqcal_chanspec = &nphy->iqcal_chanspec_5G; 5236 table = nphy->cal_cache.txcal_coeffs_5G; 5237 } 5238 5239 b43_nphy_rx_iq_coeffs(dev, false, rxcal_coeffs); 5240 /* TODO use some definitions */ 5241 if (phy->rev >= 19) { 5242 /* TODO */ 5243 } else if (phy->rev >= 7) { 5244 txcal_radio_regs[0] = b43_radio_read(dev, 5245 R2057_TX0_LOFT_FINE_I); 5246 txcal_radio_regs[1] = b43_radio_read(dev, 5247 R2057_TX0_LOFT_FINE_Q); 5248 txcal_radio_regs[4] = b43_radio_read(dev, 5249 R2057_TX0_LOFT_COARSE_I); 5250 txcal_radio_regs[5] = b43_radio_read(dev, 5251 R2057_TX0_LOFT_COARSE_Q); 5252 txcal_radio_regs[2] = b43_radio_read(dev, 5253 R2057_TX1_LOFT_FINE_I); 5254 txcal_radio_regs[3] = b43_radio_read(dev, 5255 R2057_TX1_LOFT_FINE_Q); 5256 txcal_radio_regs[6] = b43_radio_read(dev, 5257 R2057_TX1_LOFT_COARSE_I); 5258 txcal_radio_regs[7] = b43_radio_read(dev, 5259 R2057_TX1_LOFT_COARSE_Q); 5260 } else if (phy->rev >= 3) { 5261 txcal_radio_regs[0] = b43_radio_read(dev, 0x2021); 5262 txcal_radio_regs[1] = b43_radio_read(dev, 0x2022); 5263 txcal_radio_regs[2] = b43_radio_read(dev, 0x3021); 5264 txcal_radio_regs[3] = b43_radio_read(dev, 0x3022); 5265 txcal_radio_regs[4] = b43_radio_read(dev, 0x2023); 5266 txcal_radio_regs[5] = b43_radio_read(dev, 0x2024); 5267 txcal_radio_regs[6] = b43_radio_read(dev, 0x3023); 5268 txcal_radio_regs[7] = b43_radio_read(dev, 0x3024); 5269 } else { 5270 txcal_radio_regs[0] = b43_radio_read(dev, 0x8B); 5271 txcal_radio_regs[1] = b43_radio_read(dev, 0xBA); 5272 txcal_radio_regs[2] = b43_radio_read(dev, 0x8D); 5273 txcal_radio_regs[3] = b43_radio_read(dev, 0xBC); 5274 } 5275 iqcal_chanspec->center_freq = dev->phy.chandef->chan->center_freq; 5276 iqcal_chanspec->channel_type = 5277 cfg80211_get_chandef_type(dev->phy.chandef); 5278 b43_ntab_read_bulk(dev, B43_NTAB16(15, 80), 8, table); 5279 5280 if (nphy->hang_avoid) 5281 b43_nphy_stay_in_carrier_search(dev, 0); 5282} 5283 5284/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RestoreCal */ 5285static void b43_nphy_restore_cal(struct b43_wldev *dev) 5286{ 5287 struct b43_phy *phy = &dev->phy; 5288 struct b43_phy_n *nphy = dev->phy.n; 5289 5290 u16 coef[4]; 5291 u16 *loft = NULL; 5292 u16 *table = NULL; 5293 5294 int i; 5295 u16 *txcal_radio_regs = NULL; 5296 struct b43_phy_n_iq_comp *rxcal_coeffs = NULL; 5297 5298 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 5299 if (!nphy->iqcal_chanspec_2G.center_freq) 5300 return; 5301 table = nphy->cal_cache.txcal_coeffs_2G; 5302 loft = &nphy->cal_cache.txcal_coeffs_2G[5]; 5303 } else { 5304 if (!nphy->iqcal_chanspec_5G.center_freq) 5305 return; 5306 table = nphy->cal_cache.txcal_coeffs_5G; 5307 loft = &nphy->cal_cache.txcal_coeffs_5G[5]; 5308 } 5309 5310 b43_ntab_write_bulk(dev, B43_NTAB16(15, 80), 4, table); 5311 5312 for (i = 0; i < 4; i++) { 5313 if (dev->phy.rev >= 3) 5314 coef[i] = table[i]; 5315 else 5316 coef[i] = 0; 5317 } 5318 5319 b43_ntab_write_bulk(dev, B43_NTAB16(15, 88), 4, coef); 5320 b43_ntab_write_bulk(dev, B43_NTAB16(15, 85), 2, loft); 5321 b43_ntab_write_bulk(dev, B43_NTAB16(15, 93), 2, loft); 5322 5323 if (dev->phy.rev < 2) 5324 b43_nphy_tx_iq_workaround(dev); 5325 5326 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 5327 txcal_radio_regs = nphy->cal_cache.txcal_radio_regs_2G; 5328 rxcal_coeffs = &nphy->cal_cache.rxcal_coeffs_2G; 5329 } else { 5330 txcal_radio_regs = nphy->cal_cache.txcal_radio_regs_5G; 5331 rxcal_coeffs = &nphy->cal_cache.rxcal_coeffs_5G; 5332 } 5333 5334 /* TODO use some definitions */ 5335 if (phy->rev >= 19) { 5336 /* TODO */ 5337 } else if (phy->rev >= 7) { 5338 b43_radio_write(dev, R2057_TX0_LOFT_FINE_I, 5339 txcal_radio_regs[0]); 5340 b43_radio_write(dev, R2057_TX0_LOFT_FINE_Q, 5341 txcal_radio_regs[1]); 5342 b43_radio_write(dev, R2057_TX0_LOFT_COARSE_I, 5343 txcal_radio_regs[4]); 5344 b43_radio_write(dev, R2057_TX0_LOFT_COARSE_Q, 5345 txcal_radio_regs[5]); 5346 b43_radio_write(dev, R2057_TX1_LOFT_FINE_I, 5347 txcal_radio_regs[2]); 5348 b43_radio_write(dev, R2057_TX1_LOFT_FINE_Q, 5349 txcal_radio_regs[3]); 5350 b43_radio_write(dev, R2057_TX1_LOFT_COARSE_I, 5351 txcal_radio_regs[6]); 5352 b43_radio_write(dev, R2057_TX1_LOFT_COARSE_Q, 5353 txcal_radio_regs[7]); 5354 } else if (phy->rev >= 3) { 5355 b43_radio_write(dev, 0x2021, txcal_radio_regs[0]); 5356 b43_radio_write(dev, 0x2022, txcal_radio_regs[1]); 5357 b43_radio_write(dev, 0x3021, txcal_radio_regs[2]); 5358 b43_radio_write(dev, 0x3022, txcal_radio_regs[3]); 5359 b43_radio_write(dev, 0x2023, txcal_radio_regs[4]); 5360 b43_radio_write(dev, 0x2024, txcal_radio_regs[5]); 5361 b43_radio_write(dev, 0x3023, txcal_radio_regs[6]); 5362 b43_radio_write(dev, 0x3024, txcal_radio_regs[7]); 5363 } else { 5364 b43_radio_write(dev, 0x8B, txcal_radio_regs[0]); 5365 b43_radio_write(dev, 0xBA, txcal_radio_regs[1]); 5366 b43_radio_write(dev, 0x8D, txcal_radio_regs[2]); 5367 b43_radio_write(dev, 0xBC, txcal_radio_regs[3]); 5368 } 5369 b43_nphy_rx_iq_coeffs(dev, true, rxcal_coeffs); 5370} 5371 5372/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/CalTxIqlo */ 5373static int b43_nphy_cal_tx_iq_lo(struct b43_wldev *dev, 5374 struct nphy_txgains target, 5375 bool full, bool mphase) 5376{ 5377 struct b43_phy *phy = &dev->phy; 5378 struct b43_phy_n *nphy = dev->phy.n; 5379 int i; 5380 int error = 0; 5381 int freq; 5382 bool avoid = false; 5383 u8 length; 5384 u16 tmp, core, type, count, max, numb, last = 0, cmd; 5385 const u16 *table; 5386 bool phy6or5x; 5387 5388 u16 buffer[11]; 5389 u16 diq_start = 0; 5390 u16 save[2]; 5391 u16 gain[2]; 5392 struct nphy_iqcal_params params[2]; 5393 bool updated[2] = { }; 5394 5395 b43_nphy_stay_in_carrier_search(dev, true); 5396 5397 if (dev->phy.rev >= 4) { 5398 avoid = nphy->hang_avoid; 5399 nphy->hang_avoid = false; 5400 } 5401 5402 b43_ntab_read_bulk(dev, B43_NTAB16(7, 0x110), 2, save); 5403 5404 for (i = 0; i < 2; i++) { 5405 b43_nphy_iq_cal_gain_params(dev, i, target, ¶ms[i]); 5406 gain[i] = params[i].cal_gain; 5407 } 5408 5409 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x110), 2, gain); 5410 5411 b43_nphy_tx_cal_radio_setup(dev); 5412 b43_nphy_tx_cal_phy_setup(dev); 5413 5414 phy6or5x = dev->phy.rev >= 6 || 5415 (dev->phy.rev == 5 && nphy->ipa2g_on && 5416 b43_current_band(dev->wl) == NL80211_BAND_2GHZ); 5417 if (phy6or5x) { 5418 if (b43_is_40mhz(dev)) { 5419 b43_ntab_write_bulk(dev, B43_NTAB16(15, 0), 18, 5420 tbl_tx_iqlo_cal_loft_ladder_40); 5421 b43_ntab_write_bulk(dev, B43_NTAB16(15, 32), 18, 5422 tbl_tx_iqlo_cal_iqimb_ladder_40); 5423 } else { 5424 b43_ntab_write_bulk(dev, B43_NTAB16(15, 0), 18, 5425 tbl_tx_iqlo_cal_loft_ladder_20); 5426 b43_ntab_write_bulk(dev, B43_NTAB16(15, 32), 18, 5427 tbl_tx_iqlo_cal_iqimb_ladder_20); 5428 } 5429 } 5430 5431 if (phy->rev >= 19) { 5432 /* TODO */ 5433 } else if (phy->rev >= 7) { 5434 b43_phy_write(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0x8AD9); 5435 } else { 5436 b43_phy_write(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0x8AA9); 5437 } 5438 5439 if (!b43_is_40mhz(dev)) 5440 freq = 2500; 5441 else 5442 freq = 5000; 5443 5444 if (nphy->mphase_cal_phase_id > 2) 5445 b43_nphy_run_samples(dev, (b43_is_40mhz(dev) ? 40 : 20) * 8, 5446 0xFFFF, 0, true, false, false); 5447 else 5448 error = b43_nphy_tx_tone(dev, freq, 250, true, false, false); 5449 5450 if (error == 0) { 5451 if (nphy->mphase_cal_phase_id > 2) { 5452 table = nphy->mphase_txcal_bestcoeffs; 5453 length = 11; 5454 if (dev->phy.rev < 3) 5455 length -= 2; 5456 } else { 5457 if (!full && nphy->txiqlocal_coeffsvalid) { 5458 table = nphy->txiqlocal_bestc; 5459 length = 11; 5460 if (dev->phy.rev < 3) 5461 length -= 2; 5462 } else { 5463 full = true; 5464 if (dev->phy.rev >= 3) { 5465 table = tbl_tx_iqlo_cal_startcoefs_nphyrev3; 5466 length = B43_NTAB_TX_IQLO_CAL_STARTCOEFS_REV3; 5467 } else { 5468 table = tbl_tx_iqlo_cal_startcoefs; 5469 length = B43_NTAB_TX_IQLO_CAL_STARTCOEFS; 5470 } 5471 } 5472 } 5473 5474 b43_ntab_write_bulk(dev, B43_NTAB16(15, 64), length, table); 5475 5476 if (full) { 5477 if (dev->phy.rev >= 3) 5478 max = B43_NTAB_TX_IQLO_CAL_CMDS_FULLCAL_REV3; 5479 else 5480 max = B43_NTAB_TX_IQLO_CAL_CMDS_FULLCAL; 5481 } else { 5482 if (dev->phy.rev >= 3) 5483 max = B43_NTAB_TX_IQLO_CAL_CMDS_RECAL_REV3; 5484 else 5485 max = B43_NTAB_TX_IQLO_CAL_CMDS_RECAL; 5486 } 5487 5488 if (mphase) { 5489 count = nphy->mphase_txcal_cmdidx; 5490 numb = min(max, 5491 (u16)(count + nphy->mphase_txcal_numcmds)); 5492 } else { 5493 count = 0; 5494 numb = max; 5495 } 5496 5497 for (; count < numb; count++) { 5498 if (full) { 5499 if (dev->phy.rev >= 3) 5500 cmd = tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[count]; 5501 else 5502 cmd = tbl_tx_iqlo_cal_cmds_fullcal[count]; 5503 } else { 5504 if (dev->phy.rev >= 3) 5505 cmd = tbl_tx_iqlo_cal_cmds_recal_nphyrev3[count]; 5506 else 5507 cmd = tbl_tx_iqlo_cal_cmds_recal[count]; 5508 } 5509 5510 core = (cmd & 0x3000) >> 12; 5511 type = (cmd & 0x0F00) >> 8; 5512 5513 if (phy6or5x && !updated[core]) { 5514 b43_nphy_update_tx_cal_ladder(dev, core); 5515 updated[core] = true; 5516 } 5517 5518 tmp = (params[core].ncorr[type] << 8) | 0x66; 5519 b43_phy_write(dev, B43_NPHY_IQLOCAL_CMDNNUM, tmp); 5520 5521 if (type == 1 || type == 3 || type == 4) { 5522 buffer[0] = b43_ntab_read(dev, 5523 B43_NTAB16(15, 69 + core)); 5524 diq_start = buffer[0]; 5525 buffer[0] = 0; 5526 b43_ntab_write(dev, B43_NTAB16(15, 69 + core), 5527 0); 5528 } 5529 5530 b43_phy_write(dev, B43_NPHY_IQLOCAL_CMD, cmd); 5531 for (i = 0; i < 2000; i++) { 5532 tmp = b43_phy_read(dev, B43_NPHY_IQLOCAL_CMD); 5533 if (tmp & 0xC000) 5534 break; 5535 udelay(10); 5536 } 5537 5538 b43_ntab_read_bulk(dev, B43_NTAB16(15, 96), length, 5539 buffer); 5540 b43_ntab_write_bulk(dev, B43_NTAB16(15, 64), length, 5541 buffer); 5542 5543 if (type == 1 || type == 3 || type == 4) 5544 buffer[0] = diq_start; 5545 } 5546 5547 if (mphase) 5548 nphy->mphase_txcal_cmdidx = (numb >= max) ? 0 : numb; 5549 5550 last = (dev->phy.rev < 3) ? 6 : 7; 5551 5552 if (!mphase || nphy->mphase_cal_phase_id == last) { 5553 b43_ntab_write_bulk(dev, B43_NTAB16(15, 96), 4, buffer); 5554 b43_ntab_read_bulk(dev, B43_NTAB16(15, 80), 4, buffer); 5555 if (dev->phy.rev < 3) { 5556 buffer[0] = 0; 5557 buffer[1] = 0; 5558 buffer[2] = 0; 5559 buffer[3] = 0; 5560 } 5561 b43_ntab_write_bulk(dev, B43_NTAB16(15, 88), 4, 5562 buffer); 5563 b43_ntab_read_bulk(dev, B43_NTAB16(15, 101), 2, 5564 buffer); 5565 b43_ntab_write_bulk(dev, B43_NTAB16(15, 85), 2, 5566 buffer); 5567 b43_ntab_write_bulk(dev, B43_NTAB16(15, 93), 2, 5568 buffer); 5569 length = 11; 5570 if (dev->phy.rev < 3) 5571 length -= 2; 5572 b43_ntab_read_bulk(dev, B43_NTAB16(15, 96), length, 5573 nphy->txiqlocal_bestc); 5574 nphy->txiqlocal_coeffsvalid = true; 5575 nphy->txiqlocal_chanspec.center_freq = 5576 phy->chandef->chan->center_freq; 5577 nphy->txiqlocal_chanspec.channel_type = 5578 cfg80211_get_chandef_type(phy->chandef); 5579 } else { 5580 length = 11; 5581 if (dev->phy.rev < 3) 5582 length -= 2; 5583 b43_ntab_read_bulk(dev, B43_NTAB16(15, 96), length, 5584 nphy->mphase_txcal_bestcoeffs); 5585 } 5586 5587 b43_nphy_stop_playback(dev); 5588 b43_phy_write(dev, B43_NPHY_IQLOCAL_CMDGCTL, 0); 5589 } 5590 5591 b43_nphy_tx_cal_phy_cleanup(dev); 5592 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x110), 2, save); 5593 5594 if (dev->phy.rev < 2 && (!mphase || nphy->mphase_cal_phase_id == last)) 5595 b43_nphy_tx_iq_workaround(dev); 5596 5597 if (dev->phy.rev >= 4) 5598 nphy->hang_avoid = avoid; 5599 5600 b43_nphy_stay_in_carrier_search(dev, false); 5601 5602 return error; 5603} 5604 5605/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/ReapplyTxCalCoeffs */ 5606static void b43_nphy_reapply_tx_cal_coeffs(struct b43_wldev *dev) 5607{ 5608 struct b43_phy_n *nphy = dev->phy.n; 5609 u8 i; 5610 u16 buffer[7]; 5611 bool equal = true; 5612 5613 if (!nphy->txiqlocal_coeffsvalid || 5614 nphy->txiqlocal_chanspec.center_freq != dev->phy.chandef->chan->center_freq || 5615 nphy->txiqlocal_chanspec.channel_type != cfg80211_get_chandef_type(dev->phy.chandef)) 5616 return; 5617 5618 b43_ntab_read_bulk(dev, B43_NTAB16(15, 80), 7, buffer); 5619 for (i = 0; i < 4; i++) { 5620 if (buffer[i] != nphy->txiqlocal_bestc[i]) { 5621 equal = false; 5622 break; 5623 } 5624 } 5625 5626 if (!equal) { 5627 b43_ntab_write_bulk(dev, B43_NTAB16(15, 80), 4, 5628 nphy->txiqlocal_bestc); 5629 for (i = 0; i < 4; i++) 5630 buffer[i] = 0; 5631 b43_ntab_write_bulk(dev, B43_NTAB16(15, 88), 4, 5632 buffer); 5633 b43_ntab_write_bulk(dev, B43_NTAB16(15, 85), 2, 5634 &nphy->txiqlocal_bestc[5]); 5635 b43_ntab_write_bulk(dev, B43_NTAB16(15, 93), 2, 5636 &nphy->txiqlocal_bestc[5]); 5637 } 5638} 5639 5640/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/CalRxIqRev2 */ 5641static int b43_nphy_rev2_cal_rx_iq(struct b43_wldev *dev, 5642 struct nphy_txgains target, u8 type, bool debug) 5643{ 5644 struct b43_phy_n *nphy = dev->phy.n; 5645 int i, j, index; 5646 u8 rfctl[2]; 5647 u8 afectl_core; 5648 u16 tmp[6]; 5649 u16 cur_hpf1, cur_hpf2, cur_lna; 5650 u32 real, imag; 5651 enum nl80211_band band; 5652 5653 u8 use; 5654 u16 cur_hpf; 5655 u16 lna[3] = { 3, 3, 1 }; 5656 u16 hpf1[3] = { 7, 2, 0 }; 5657 u16 hpf2[3] = { 2, 0, 0 }; 5658 u32 power[3] = { }; 5659 u16 gain_save[2]; 5660 u16 cal_gain[2]; 5661 struct nphy_iqcal_params cal_params[2]; 5662 struct nphy_iq_est est; 5663 int ret = 0; 5664 bool playtone = true; 5665 int desired = 13; 5666 5667 b43_nphy_stay_in_carrier_search(dev, 1); 5668 5669 if (dev->phy.rev < 2) 5670 b43_nphy_reapply_tx_cal_coeffs(dev); 5671 b43_ntab_read_bulk(dev, B43_NTAB16(7, 0x110), 2, gain_save); 5672 for (i = 0; i < 2; i++) { 5673 b43_nphy_iq_cal_gain_params(dev, i, target, &cal_params[i]); 5674 cal_gain[i] = cal_params[i].cal_gain; 5675 } 5676 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x110), 2, cal_gain); 5677 5678 for (i = 0; i < 2; i++) { 5679 if (i == 0) { 5680 rfctl[0] = B43_NPHY_RFCTL_INTC1; 5681 rfctl[1] = B43_NPHY_RFCTL_INTC2; 5682 afectl_core = B43_NPHY_AFECTL_C1; 5683 } else { 5684 rfctl[0] = B43_NPHY_RFCTL_INTC2; 5685 rfctl[1] = B43_NPHY_RFCTL_INTC1; 5686 afectl_core = B43_NPHY_AFECTL_C2; 5687 } 5688 5689 tmp[1] = b43_phy_read(dev, B43_NPHY_RFSEQCA); 5690 tmp[2] = b43_phy_read(dev, afectl_core); 5691 tmp[3] = b43_phy_read(dev, B43_NPHY_AFECTL_OVER); 5692 tmp[4] = b43_phy_read(dev, rfctl[0]); 5693 tmp[5] = b43_phy_read(dev, rfctl[1]); 5694 5695 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, 5696 ~B43_NPHY_RFSEQCA_RXDIS & 0xFFFF, 5697 ((1 - i) << B43_NPHY_RFSEQCA_RXDIS_SHIFT)); 5698 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXEN, 5699 (1 - i)); 5700 b43_phy_set(dev, afectl_core, 0x0006); 5701 b43_phy_set(dev, B43_NPHY_AFECTL_OVER, 0x0006); 5702 5703 band = b43_current_band(dev->wl); 5704 5705 if (nphy->rxcalparams & 0xFF000000) { 5706 if (band == NL80211_BAND_5GHZ) 5707 b43_phy_write(dev, rfctl[0], 0x140); 5708 else 5709 b43_phy_write(dev, rfctl[0], 0x110); 5710 } else { 5711 if (band == NL80211_BAND_5GHZ) 5712 b43_phy_write(dev, rfctl[0], 0x180); 5713 else 5714 b43_phy_write(dev, rfctl[0], 0x120); 5715 } 5716 5717 if (band == NL80211_BAND_5GHZ) 5718 b43_phy_write(dev, rfctl[1], 0x148); 5719 else 5720 b43_phy_write(dev, rfctl[1], 0x114); 5721 5722 if (nphy->rxcalparams & 0x10000) { 5723 b43_radio_maskset(dev, B2055_C1_GENSPARE2, 0xFC, 5724 (i + 1)); 5725 b43_radio_maskset(dev, B2055_C2_GENSPARE2, 0xFC, 5726 (2 - i)); 5727 } 5728 5729 for (j = 0; j < 4; j++) { 5730 if (j < 3) { 5731 cur_lna = lna[j]; 5732 cur_hpf1 = hpf1[j]; 5733 cur_hpf2 = hpf2[j]; 5734 } else { 5735 if (power[1] > 10000) { 5736 use = 1; 5737 cur_hpf = cur_hpf1; 5738 index = 2; 5739 } else { 5740 if (power[0] > 10000) { 5741 use = 1; 5742 cur_hpf = cur_hpf1; 5743 index = 1; 5744 } else { 5745 index = 0; 5746 use = 2; 5747 cur_hpf = cur_hpf2; 5748 } 5749 } 5750 cur_lna = lna[index]; 5751 cur_hpf1 = hpf1[index]; 5752 cur_hpf2 = hpf2[index]; 5753 cur_hpf += desired - hweight32(power[index]); 5754 cur_hpf = clamp_val(cur_hpf, 0, 10); 5755 if (use == 1) 5756 cur_hpf1 = cur_hpf; 5757 else 5758 cur_hpf2 = cur_hpf; 5759 } 5760 5761 tmp[0] = ((cur_hpf2 << 8) | (cur_hpf1 << 4) | 5762 (cur_lna << 2)); 5763 b43_nphy_rf_ctl_override(dev, 0x400, tmp[0], 3, 5764 false); 5765 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 5766 b43_nphy_stop_playback(dev); 5767 5768 if (playtone) { 5769 ret = b43_nphy_tx_tone(dev, 4000, 5770 (nphy->rxcalparams & 0xFFFF), 5771 false, false, true); 5772 playtone = false; 5773 } else { 5774 b43_nphy_run_samples(dev, 160, 0xFFFF, 0, false, 5775 false, true); 5776 } 5777 5778 if (ret == 0) { 5779 if (j < 3) { 5780 b43_nphy_rx_iq_est(dev, &est, 1024, 32, 5781 false); 5782 if (i == 0) { 5783 real = est.i0_pwr; 5784 imag = est.q0_pwr; 5785 } else { 5786 real = est.i1_pwr; 5787 imag = est.q1_pwr; 5788 } 5789 power[i] = ((real + imag) / 1024) + 1; 5790 } else { 5791 b43_nphy_calc_rx_iq_comp(dev, 1 << i); 5792 } 5793 b43_nphy_stop_playback(dev); 5794 } 5795 5796 if (ret != 0) 5797 break; 5798 } 5799 5800 b43_radio_mask(dev, B2055_C1_GENSPARE2, 0xFC); 5801 b43_radio_mask(dev, B2055_C2_GENSPARE2, 0xFC); 5802 b43_phy_write(dev, rfctl[1], tmp[5]); 5803 b43_phy_write(dev, rfctl[0], tmp[4]); 5804 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, tmp[3]); 5805 b43_phy_write(dev, afectl_core, tmp[2]); 5806 b43_phy_write(dev, B43_NPHY_RFSEQCA, tmp[1]); 5807 5808 if (ret != 0) 5809 break; 5810 } 5811 5812 b43_nphy_rf_ctl_override(dev, 0x400, 0, 3, true); 5813 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 5814 b43_ntab_write_bulk(dev, B43_NTAB16(7, 0x110), 2, gain_save); 5815 5816 b43_nphy_stay_in_carrier_search(dev, 0); 5817 5818 return ret; 5819} 5820 5821static int b43_nphy_rev3_cal_rx_iq(struct b43_wldev *dev, 5822 struct nphy_txgains target, u8 type, bool debug) 5823{ 5824 return -1; 5825} 5826 5827/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/CalRxIq */ 5828static int b43_nphy_cal_rx_iq(struct b43_wldev *dev, 5829 struct nphy_txgains target, u8 type, bool debug) 5830{ 5831 if (dev->phy.rev >= 7) 5832 type = 0; 5833 5834 if (dev->phy.rev >= 3) 5835 return b43_nphy_rev3_cal_rx_iq(dev, target, type, debug); 5836 else 5837 return b43_nphy_rev2_cal_rx_iq(dev, target, type, debug); 5838} 5839 5840/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/RxCoreSetState */ 5841static void b43_nphy_set_rx_core_state(struct b43_wldev *dev, u8 mask) 5842{ 5843 struct b43_phy *phy = &dev->phy; 5844 struct b43_phy_n *nphy = phy->n; 5845 /* u16 buf[16]; it's rev3+ */ 5846 5847 nphy->phyrxchain = mask; 5848 5849 if (0 /* FIXME clk */) 5850 return; 5851 5852 b43_mac_suspend(dev); 5853 5854 if (nphy->hang_avoid) 5855 b43_nphy_stay_in_carrier_search(dev, true); 5856 5857 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_RXEN, 5858 (mask & 0x3) << B43_NPHY_RFSEQCA_RXEN_SHIFT); 5859 5860 if ((mask & 0x3) != 0x3) { 5861 b43_phy_write(dev, B43_NPHY_HPANT_SWTHRES, 1); 5862 if (dev->phy.rev >= 3) { 5863 /* TODO */ 5864 } 5865 } else { 5866 b43_phy_write(dev, B43_NPHY_HPANT_SWTHRES, 0x1E); 5867 if (dev->phy.rev >= 3) { 5868 /* TODO */ 5869 } 5870 } 5871 5872 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 5873 5874 if (nphy->hang_avoid) 5875 b43_nphy_stay_in_carrier_search(dev, false); 5876 5877 b43_mac_enable(dev); 5878} 5879 5880static enum b43_txpwr_result b43_nphy_op_recalc_txpower(struct b43_wldev *dev, 5881 bool ignore_tssi) 5882{ 5883 struct b43_phy *phy = &dev->phy; 5884 struct b43_phy_n *nphy = dev->phy.n; 5885 struct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan; 5886 struct b43_ppr *ppr = &nphy->tx_pwr_max_ppr; 5887 u8 max; /* qdBm */ 5888 5889 if (nphy->tx_pwr_last_recalc_freq == channel->center_freq && 5890 nphy->tx_pwr_last_recalc_limit == phy->desired_txpower) 5891 return B43_TXPWR_RES_DONE; 5892 5893 /* Make sure we have a clean PPR */ 5894 b43_ppr_clear(dev, ppr); 5895 5896 /* HW limitations */ 5897 b43_ppr_load_max_from_sprom(dev, ppr, B43_BAND_2G); 5898 5899 /* Regulatory & user settings */ 5900 max = INT_TO_Q52(phy->chandef->chan->max_power); 5901 if (phy->desired_txpower) 5902 max = min_t(u8, max, INT_TO_Q52(phy->desired_txpower)); 5903 b43_ppr_apply_max(dev, ppr, max); 5904 if (b43_debug(dev, B43_DBG_XMITPOWER)) 5905 b43dbg(dev->wl, "Calculated TX power: " Q52_FMT "\n", 5906 Q52_ARG(b43_ppr_get_max(dev, ppr))); 5907 5908 /* TODO: Enable this once we get gains working */ 5909#if 0 5910 /* Some extra gains */ 5911 hw_gain = 6; /* N-PHY specific */ 5912 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 5913 hw_gain += sprom->antenna_gain.a0; 5914 else 5915 hw_gain += sprom->antenna_gain.a1; 5916 b43_ppr_add(dev, ppr, -hw_gain); 5917#endif 5918 5919 /* Make sure we didn't go too low */ 5920 b43_ppr_apply_min(dev, ppr, INT_TO_Q52(8)); 5921 5922 /* Apply */ 5923 b43_mac_suspend(dev); 5924 b43_nphy_tx_power_ctl_setup(dev); 5925 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) { 5926 b43_maskset32(dev, B43_MMIO_MACCTL, ~0, B43_MACCTL_PHY_LOCK); 5927 b43_read32(dev, B43_MMIO_MACCTL); 5928 udelay(1); 5929 } 5930 b43_nphy_tx_power_ctrl(dev, nphy->txpwrctrl); 5931 if (dev->dev->core_rev == 11 || dev->dev->core_rev == 12) 5932 b43_maskset32(dev, B43_MMIO_MACCTL, ~B43_MACCTL_PHY_LOCK, 0); 5933 b43_mac_enable(dev); 5934 5935 nphy->tx_pwr_last_recalc_freq = channel->center_freq; 5936 nphy->tx_pwr_last_recalc_limit = phy->desired_txpower; 5937 5938 return B43_TXPWR_RES_DONE; 5939} 5940 5941/************************************************** 5942 * N-PHY init 5943 **************************************************/ 5944 5945/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/MIMOConfig */ 5946static void b43_nphy_update_mimo_config(struct b43_wldev *dev, s32 preamble) 5947{ 5948 u16 mimocfg = b43_phy_read(dev, B43_NPHY_MIMOCFG); 5949 5950 mimocfg |= B43_NPHY_MIMOCFG_AUTO; 5951 if (preamble == 1) 5952 mimocfg |= B43_NPHY_MIMOCFG_GFMIX; 5953 else 5954 mimocfg &= ~B43_NPHY_MIMOCFG_GFMIX; 5955 5956 b43_phy_write(dev, B43_NPHY_MIMOCFG, mimocfg); 5957} 5958 5959/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/BPHYInit */ 5960static void b43_nphy_bphy_init(struct b43_wldev *dev) 5961{ 5962 unsigned int i; 5963 u16 val; 5964 5965 val = 0x1E1F; 5966 for (i = 0; i < 16; i++) { 5967 b43_phy_write(dev, B43_PHY_N_BMODE(0x88 + i), val); 5968 val -= 0x202; 5969 } 5970 val = 0x3E3F; 5971 for (i = 0; i < 16; i++) { 5972 b43_phy_write(dev, B43_PHY_N_BMODE(0x98 + i), val); 5973 val -= 0x202; 5974 } 5975 b43_phy_write(dev, B43_PHY_N_BMODE(0x38), 0x668); 5976} 5977 5978/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SuperSwitchInit */ 5979static void b43_nphy_superswitch_init(struct b43_wldev *dev, bool init) 5980{ 5981 if (dev->phy.rev >= 7) 5982 return; 5983 5984 if (dev->phy.rev >= 3) { 5985 if (!init) 5986 return; 5987 if (0 /* FIXME */) { 5988 b43_ntab_write(dev, B43_NTAB16(9, 2), 0x211); 5989 b43_ntab_write(dev, B43_NTAB16(9, 3), 0x222); 5990 b43_ntab_write(dev, B43_NTAB16(9, 8), 0x144); 5991 b43_ntab_write(dev, B43_NTAB16(9, 12), 0x188); 5992 } 5993 } else { 5994 b43_phy_write(dev, B43_NPHY_GPIO_LOOEN, 0); 5995 b43_phy_write(dev, B43_NPHY_GPIO_HIOEN, 0); 5996 5997 switch (dev->dev->bus_type) { 5998#ifdef CONFIG_B43_BCMA 5999 case B43_BUS_BCMA: 6000 bcma_chipco_gpio_control(&dev->dev->bdev->bus->drv_cc, 6001 0xFC00, 0xFC00); 6002 break; 6003#endif 6004#ifdef CONFIG_B43_SSB 6005 case B43_BUS_SSB: 6006 ssb_chipco_gpio_control(&dev->dev->sdev->bus->chipco, 6007 0xFC00, 0xFC00); 6008 break; 6009#endif 6010 } 6011 6012 b43_maskset32(dev, B43_MMIO_MACCTL, ~B43_MACCTL_GPOUTSMSK, 0); 6013 b43_maskset16(dev, B43_MMIO_GPIO_MASK, ~0, 0xFC00); 6014 b43_maskset16(dev, B43_MMIO_GPIO_CONTROL, (~0xFC00 & 0xFFFF), 6015 0); 6016 6017 if (init) { 6018 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_LO1, 0x2D8); 6019 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP1, 0x301); 6020 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_LO2, 0x2D8); 6021 b43_phy_write(dev, B43_NPHY_RFCTL_LUT_TRSW_UP2, 0x301); 6022 } 6023 } 6024} 6025 6026/* http://bcm-v4.sipsolutions.net/802.11/PHY/Init/N */ 6027static int b43_phy_initn(struct b43_wldev *dev) 6028{ 6029 struct ssb_sprom *sprom = dev->dev->bus_sprom; 6030 struct b43_phy *phy = &dev->phy; 6031 struct b43_phy_n *nphy = phy->n; 6032 u8 tx_pwr_state; 6033 struct nphy_txgains target; 6034 u16 tmp; 6035 bool do_rssi_cal; 6036 6037 u16 clip[2]; 6038 bool do_cal = false; 6039 6040 if ((dev->phy.rev >= 3) && 6041 (sprom->boardflags_lo & B43_BFL_EXTLNA) && 6042 (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)) { 6043 switch (dev->dev->bus_type) { 6044#ifdef CONFIG_B43_BCMA 6045 case B43_BUS_BCMA: 6046 bcma_cc_set32(&dev->dev->bdev->bus->drv_cc, 6047 BCMA_CC_CHIPCTL, 0x40); 6048 break; 6049#endif 6050#ifdef CONFIG_B43_SSB 6051 case B43_BUS_SSB: 6052 chipco_set32(&dev->dev->sdev->bus->chipco, 6053 SSB_CHIPCO_CHIPCTL, 0x40); 6054 break; 6055#endif 6056 } 6057 } 6058 nphy->use_int_tx_iq_lo_cal = b43_nphy_ipa(dev) || 6059 phy->rev >= 7 || 6060 (phy->rev >= 5 && 6061 sprom->boardflags2_hi & B43_BFH2_INTERNDET_TXIQCAL); 6062 nphy->deaf_count = 0; 6063 b43_nphy_tables_init(dev); 6064 nphy->crsminpwr_adjusted = false; 6065 nphy->noisevars_adjusted = false; 6066 6067 /* Clear all overrides */ 6068 if (dev->phy.rev >= 3) { 6069 b43_phy_write(dev, B43_NPHY_TXF_40CO_B1S1, 0); 6070 b43_phy_write(dev, B43_NPHY_RFCTL_OVER, 0); 6071 if (phy->rev >= 7) { 6072 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER3, 0); 6073 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER4, 0); 6074 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER5, 0); 6075 b43_phy_write(dev, B43_NPHY_REV7_RF_CTL_OVER6, 0); 6076 } 6077 if (phy->rev >= 19) { 6078 /* TODO */ 6079 } 6080 6081 b43_phy_write(dev, B43_NPHY_TXF_40CO_B1S0, 0); 6082 b43_phy_write(dev, B43_NPHY_TXF_40CO_B32S1, 0); 6083 } else { 6084 b43_phy_write(dev, B43_NPHY_RFCTL_OVER, 0); 6085 } 6086 b43_phy_write(dev, B43_NPHY_RFCTL_INTC1, 0); 6087 b43_phy_write(dev, B43_NPHY_RFCTL_INTC2, 0); 6088 if (dev->phy.rev < 6) { 6089 b43_phy_write(dev, B43_NPHY_RFCTL_INTC3, 0); 6090 b43_phy_write(dev, B43_NPHY_RFCTL_INTC4, 0); 6091 } 6092 b43_phy_mask(dev, B43_NPHY_RFSEQMODE, 6093 ~(B43_NPHY_RFSEQMODE_CAOVER | 6094 B43_NPHY_RFSEQMODE_TROVER)); 6095 if (dev->phy.rev >= 3) 6096 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, 0); 6097 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, 0); 6098 6099 if (dev->phy.rev <= 2) { 6100 tmp = (dev->phy.rev == 2) ? 0x3B : 0x40; 6101 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, 6102 ~B43_NPHY_BPHY_CTL3_SCALE, 6103 tmp << B43_NPHY_BPHY_CTL3_SCALE_SHIFT); 6104 } 6105 b43_phy_write(dev, B43_NPHY_AFESEQ_TX2RX_PUD_20M, 0x20); 6106 b43_phy_write(dev, B43_NPHY_AFESEQ_TX2RX_PUD_40M, 0x20); 6107 6108 if (sprom->boardflags2_lo & B43_BFL2_SKWRKFEM_BRD || 6109 (dev->dev->board_vendor == PCI_VENDOR_ID_APPLE && 6110 dev->dev->board_type == BCMA_BOARD_TYPE_BCM943224M93)) 6111 b43_phy_write(dev, B43_NPHY_TXREALFD, 0xA0); 6112 else 6113 b43_phy_write(dev, B43_NPHY_TXREALFD, 0xB8); 6114 b43_phy_write(dev, B43_NPHY_MIMO_CRSTXEXT, 0xC8); 6115 b43_phy_write(dev, B43_NPHY_PLOAD_CSENSE_EXTLEN, 0x50); 6116 b43_phy_write(dev, B43_NPHY_TXRIFS_FRDEL, 0x30); 6117 6118 if (phy->rev < 8) 6119 b43_nphy_update_mimo_config(dev, nphy->preamble_override); 6120 6121 b43_nphy_update_txrx_chain(dev); 6122 6123 if (phy->rev < 2) { 6124 b43_phy_write(dev, B43_NPHY_DUP40_GFBL, 0xAA8); 6125 b43_phy_write(dev, B43_NPHY_DUP40_BL, 0x9A4); 6126 } 6127 6128 if (b43_nphy_ipa(dev)) { 6129 b43_phy_set(dev, B43_NPHY_PAPD_EN0, 0x1); 6130 b43_phy_maskset(dev, B43_NPHY_EPS_TABLE_ADJ0, 0x007F, 6131 nphy->papd_epsilon_offset[0] << 7); 6132 b43_phy_set(dev, B43_NPHY_PAPD_EN1, 0x1); 6133 b43_phy_maskset(dev, B43_NPHY_EPS_TABLE_ADJ1, 0x007F, 6134 nphy->papd_epsilon_offset[1] << 7); 6135 b43_nphy_int_pa_set_tx_dig_filters(dev); 6136 } else if (phy->rev >= 5) { 6137 b43_nphy_ext_pa_set_tx_dig_filters(dev); 6138 } 6139 6140 b43_nphy_workarounds(dev); 6141 6142 /* Reset CCA, in init code it differs a little from standard way */ 6143 b43_phy_force_clock(dev, 1); 6144 tmp = b43_phy_read(dev, B43_NPHY_BBCFG); 6145 b43_phy_write(dev, B43_NPHY_BBCFG, tmp | B43_NPHY_BBCFG_RSTCCA); 6146 b43_phy_write(dev, B43_NPHY_BBCFG, tmp & ~B43_NPHY_BBCFG_RSTCCA); 6147 b43_phy_force_clock(dev, 0); 6148 6149 b43_mac_phy_clock_set(dev, true); 6150 6151 if (phy->rev < 7) { 6152 b43_nphy_pa_override(dev, false); 6153 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RX2TX); 6154 b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RESET2RX); 6155 b43_nphy_pa_override(dev, true); 6156 } 6157 6158 b43_nphy_classifier(dev, 0, 0); 6159 b43_nphy_read_clip_detection(dev, clip); 6160 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 6161 b43_nphy_bphy_init(dev); 6162 6163 tx_pwr_state = nphy->txpwrctrl; 6164 b43_nphy_tx_power_ctrl(dev, false); 6165 b43_nphy_tx_power_fix(dev); 6166 b43_nphy_tx_power_ctl_idle_tssi(dev); 6167 b43_nphy_tx_power_ctl_setup(dev); 6168 b43_nphy_tx_gain_table_upload(dev); 6169 6170 if (nphy->phyrxchain != 3) 6171 b43_nphy_set_rx_core_state(dev, nphy->phyrxchain); 6172 if (nphy->mphase_cal_phase_id > 0) { 6173 ;/* TODO PHY Periodic Calibration Multi-Phase Restart */ 6174 } 6175 6176 do_rssi_cal = false; 6177 if (phy->rev >= 3) { 6178 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 6179 do_rssi_cal = !nphy->rssical_chanspec_2G.center_freq; 6180 else 6181 do_rssi_cal = !nphy->rssical_chanspec_5G.center_freq; 6182 6183 if (do_rssi_cal) 6184 b43_nphy_rssi_cal(dev); 6185 else 6186 b43_nphy_restore_rssi_cal(dev); 6187 } else { 6188 b43_nphy_rssi_cal(dev); 6189 } 6190 6191 if (!((nphy->measure_hold & 0x6) != 0)) { 6192 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 6193 do_cal = !nphy->iqcal_chanspec_2G.center_freq; 6194 else 6195 do_cal = !nphy->iqcal_chanspec_5G.center_freq; 6196 6197 if (nphy->mute) 6198 do_cal = false; 6199 6200 if (do_cal) { 6201 target = b43_nphy_get_tx_gains(dev); 6202 6203 if (nphy->antsel_type == 2) 6204 b43_nphy_superswitch_init(dev, true); 6205 if (nphy->perical != 2) { 6206 b43_nphy_rssi_cal(dev); 6207 if (phy->rev >= 3) { 6208 nphy->cal_orig_pwr_idx[0] = 6209 nphy->txpwrindex[0].index_internal; 6210 nphy->cal_orig_pwr_idx[1] = 6211 nphy->txpwrindex[1].index_internal; 6212 /* TODO N PHY Pre Calibrate TX Gain */ 6213 target = b43_nphy_get_tx_gains(dev); 6214 } 6215 if (!b43_nphy_cal_tx_iq_lo(dev, target, true, false)) 6216 if (b43_nphy_cal_rx_iq(dev, target, 2, 0) == 0) 6217 b43_nphy_save_cal(dev); 6218 } else if (nphy->mphase_cal_phase_id == 0) { 6219 ;/* N PHY Periodic Calibration with arg 3 */ 6220 } 6221 } else { 6222 b43_nphy_restore_cal(dev); 6223 } 6224 } 6225 6226 b43_nphy_tx_pwr_ctrl_coef_setup(dev); 6227 b43_nphy_tx_power_ctrl(dev, tx_pwr_state); 6228 b43_phy_write(dev, B43_NPHY_TXMACIF_HOLDOFF, 0x0015); 6229 b43_phy_write(dev, B43_NPHY_TXMACDELAY, 0x0320); 6230 if (phy->rev >= 3 && phy->rev <= 6) 6231 b43_phy_write(dev, B43_NPHY_PLOAD_CSENSE_EXTLEN, 0x0032); 6232 b43_nphy_tx_lpf_bw(dev); 6233 if (phy->rev >= 3) 6234 b43_nphy_spur_workaround(dev); 6235 6236 return 0; 6237} 6238 6239/************************************************** 6240 * Channel switching ops. 6241 **************************************************/ 6242 6243static void b43_chantab_phy_upload(struct b43_wldev *dev, 6244 const struct b43_phy_n_sfo_cfg *e) 6245{ 6246 b43_phy_write(dev, B43_NPHY_BW1A, e->phy_bw1a); 6247 b43_phy_write(dev, B43_NPHY_BW2, e->phy_bw2); 6248 b43_phy_write(dev, B43_NPHY_BW3, e->phy_bw3); 6249 b43_phy_write(dev, B43_NPHY_BW4, e->phy_bw4); 6250 b43_phy_write(dev, B43_NPHY_BW5, e->phy_bw5); 6251 b43_phy_write(dev, B43_NPHY_BW6, e->phy_bw6); 6252} 6253 6254/* https://bcm-v4.sipsolutions.net/802.11/PmuSpurAvoid */ 6255static void b43_nphy_pmu_spur_avoid(struct b43_wldev *dev, bool avoid) 6256{ 6257 switch (dev->dev->bus_type) { 6258#ifdef CONFIG_B43_BCMA 6259 case B43_BUS_BCMA: 6260 bcma_pmu_spuravoid_pllupdate(&dev->dev->bdev->bus->drv_cc, 6261 avoid); 6262 break; 6263#endif 6264#ifdef CONFIG_B43_SSB 6265 case B43_BUS_SSB: 6266 ssb_pmu_spuravoid_pllupdate(&dev->dev->sdev->bus->chipco, 6267 avoid); 6268 break; 6269#endif 6270 } 6271} 6272 6273/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/ChanspecSetup */ 6274static void b43_nphy_channel_setup(struct b43_wldev *dev, 6275 const struct b43_phy_n_sfo_cfg *e, 6276 struct ieee80211_channel *new_channel) 6277{ 6278 struct b43_phy *phy = &dev->phy; 6279 struct b43_phy_n *nphy = dev->phy.n; 6280 int ch = new_channel->hw_value; 6281 u16 tmp16; 6282 6283 if (new_channel->band == NL80211_BAND_5GHZ) { 6284 /* Switch to 2 GHz for a moment to access B43_PHY_B_BBCFG */ 6285 b43_phy_mask(dev, B43_NPHY_BANDCTL, ~B43_NPHY_BANDCTL_5GHZ); 6286 6287 tmp16 = b43_read16(dev, B43_MMIO_PSM_PHY_HDR); 6288 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp16 | 4); 6289 /* Put BPHY in the reset */ 6290 b43_phy_set(dev, B43_PHY_B_BBCFG, 6291 B43_PHY_B_BBCFG_RSTCCA | B43_PHY_B_BBCFG_RSTRX); 6292 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp16); 6293 b43_phy_set(dev, B43_NPHY_BANDCTL, B43_NPHY_BANDCTL_5GHZ); 6294 } else if (new_channel->band == NL80211_BAND_2GHZ) { 6295 b43_phy_mask(dev, B43_NPHY_BANDCTL, ~B43_NPHY_BANDCTL_5GHZ); 6296 tmp16 = b43_read16(dev, B43_MMIO_PSM_PHY_HDR); 6297 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp16 | 4); 6298 /* Take BPHY out of the reset */ 6299 b43_phy_mask(dev, B43_PHY_B_BBCFG, 6300 (u16)~(B43_PHY_B_BBCFG_RSTCCA | B43_PHY_B_BBCFG_RSTRX)); 6301 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp16); 6302 } 6303 6304 b43_chantab_phy_upload(dev, e); 6305 6306 if (new_channel->hw_value == 14) { 6307 b43_nphy_classifier(dev, 2, 0); 6308 b43_phy_set(dev, B43_PHY_B_TEST, 0x0800); 6309 } else { 6310 b43_nphy_classifier(dev, 2, 2); 6311 if (new_channel->band == NL80211_BAND_2GHZ) 6312 b43_phy_mask(dev, B43_PHY_B_TEST, ~0x840); 6313 } 6314 6315 if (!nphy->txpwrctrl) 6316 b43_nphy_tx_power_fix(dev); 6317 6318 if (dev->phy.rev < 3) 6319 b43_nphy_adjust_lna_gain_table(dev); 6320 6321 b43_nphy_tx_lpf_bw(dev); 6322 6323 if (dev->phy.rev >= 3 && 6324 dev->phy.n->spur_avoid != B43_SPUR_AVOID_DISABLE) { 6325 u8 spuravoid = 0; 6326 6327 if (dev->phy.n->spur_avoid == B43_SPUR_AVOID_FORCE) { 6328 spuravoid = 1; 6329 } else if (phy->rev >= 19) { 6330 /* TODO */ 6331 } else if (phy->rev >= 18) { 6332 /* TODO */ 6333 } else if (phy->rev >= 17) { 6334 /* TODO: Off for channels 1-11, but check 12-14! */ 6335 } else if (phy->rev >= 16) { 6336 /* TODO: Off for 2 GHz, but check 5 GHz! */ 6337 } else if (phy->rev >= 7) { 6338 if (!b43_is_40mhz(dev)) { /* 20MHz */ 6339 if (ch == 13 || ch == 14 || ch == 153) 6340 spuravoid = 1; 6341 } else { /* 40 MHz */ 6342 if (ch == 54) 6343 spuravoid = 1; 6344 } 6345 } else { 6346 if (!b43_is_40mhz(dev)) { /* 20MHz */ 6347 if ((ch >= 5 && ch <= 8) || ch == 13 || ch == 14) 6348 spuravoid = 1; 6349 } else { /* 40MHz */ 6350 if (nphy->aband_spurwar_en && 6351 (ch == 38 || ch == 102 || ch == 118)) 6352 spuravoid = dev->dev->chip_id == 0x4716; 6353 } 6354 } 6355 6356 b43_nphy_pmu_spur_avoid(dev, spuravoid); 6357 6358 b43_mac_switch_freq(dev, spuravoid); 6359 6360 if (dev->phy.rev == 3 || dev->phy.rev == 4) 6361 b43_wireless_core_phy_pll_reset(dev); 6362 6363 if (spuravoid) 6364 b43_phy_set(dev, B43_NPHY_BBCFG, B43_NPHY_BBCFG_RSTRX); 6365 else 6366 b43_phy_mask(dev, B43_NPHY_BBCFG, 6367 ~B43_NPHY_BBCFG_RSTRX & 0xFFFF); 6368 6369 b43_nphy_reset_cca(dev); 6370 6371 /* wl sets useless phy_isspuravoid here */ 6372 } 6373 6374 b43_phy_write(dev, B43_NPHY_NDATAT_DUP40, 0x3830); 6375 6376 if (phy->rev >= 3) 6377 b43_nphy_spur_workaround(dev); 6378} 6379 6380/* https://bcm-v4.sipsolutions.net/802.11/PHY/N/SetChanspec */ 6381static int b43_nphy_set_channel(struct b43_wldev *dev, 6382 struct ieee80211_channel *channel, 6383 enum nl80211_channel_type channel_type) 6384{ 6385 struct b43_phy *phy = &dev->phy; 6386 6387 const struct b43_nphy_channeltab_entry_rev2 *tabent_r2 = NULL; 6388 const struct b43_nphy_channeltab_entry_rev3 *tabent_r3 = NULL; 6389 const struct b43_nphy_chantabent_rev7 *tabent_r7 = NULL; 6390 const struct b43_nphy_chantabent_rev7_2g *tabent_r7_2g = NULL; 6391 6392 u8 tmp; 6393 6394 if (phy->rev >= 19) { 6395 return -ESRCH; 6396 /* TODO */ 6397 } else if (phy->rev >= 7) { 6398 r2057_get_chantabent_rev7(dev, channel->center_freq, 6399 &tabent_r7, &tabent_r7_2g); 6400 if (!tabent_r7 && !tabent_r7_2g) 6401 return -ESRCH; 6402 } else if (phy->rev >= 3) { 6403 tabent_r3 = b43_nphy_get_chantabent_rev3(dev, 6404 channel->center_freq); 6405 if (!tabent_r3) 6406 return -ESRCH; 6407 } else { 6408 tabent_r2 = b43_nphy_get_chantabent_rev2(dev, 6409 channel->hw_value); 6410 if (!tabent_r2) 6411 return -ESRCH; 6412 } 6413 6414 /* Channel is set later in common code, but we need to set it on our 6415 own to let this function's subcalls work properly. */ 6416 phy->channel = channel->hw_value; 6417 6418#if 0 6419 if (b43_channel_type_is_40mhz(phy->channel_type) != 6420 b43_channel_type_is_40mhz(channel_type)) 6421 ; /* TODO: BMAC BW Set (channel_type) */ 6422#endif 6423 6424 if (channel_type == NL80211_CHAN_HT40PLUS) { 6425 b43_phy_set(dev, B43_NPHY_RXCTL, B43_NPHY_RXCTL_BSELU20); 6426 if (phy->rev >= 7) 6427 b43_phy_set(dev, 0x310, 0x8000); 6428 } else if (channel_type == NL80211_CHAN_HT40MINUS) { 6429 b43_phy_mask(dev, B43_NPHY_RXCTL, ~B43_NPHY_RXCTL_BSELU20); 6430 if (phy->rev >= 7) 6431 b43_phy_mask(dev, 0x310, (u16)~0x8000); 6432 } 6433 6434 if (phy->rev >= 19) { 6435 /* TODO */ 6436 } else if (phy->rev >= 7) { 6437 const struct b43_phy_n_sfo_cfg *phy_regs = tabent_r7 ? 6438 &(tabent_r7->phy_regs) : &(tabent_r7_2g->phy_regs); 6439 6440 if (phy->radio_rev <= 4 || phy->radio_rev == 6) { 6441 tmp = (channel->band == NL80211_BAND_5GHZ) ? 2 : 0; 6442 b43_radio_maskset(dev, R2057_TIA_CONFIG_CORE0, ~2, tmp); 6443 b43_radio_maskset(dev, R2057_TIA_CONFIG_CORE1, ~2, tmp); 6444 } 6445 6446 b43_radio_2057_setup(dev, tabent_r7, tabent_r7_2g); 6447 b43_nphy_channel_setup(dev, phy_regs, channel); 6448 } else if (phy->rev >= 3) { 6449 tmp = (channel->band == NL80211_BAND_5GHZ) ? 4 : 0; 6450 b43_radio_maskset(dev, 0x08, 0xFFFB, tmp); 6451 b43_radio_2056_setup(dev, tabent_r3); 6452 b43_nphy_channel_setup(dev, &(tabent_r3->phy_regs), channel); 6453 } else { 6454 tmp = (channel->band == NL80211_BAND_5GHZ) ? 0x0020 : 0x0050; 6455 b43_radio_maskset(dev, B2055_MASTER1, 0xFF8F, tmp); 6456 b43_radio_2055_setup(dev, tabent_r2); 6457 b43_nphy_channel_setup(dev, &(tabent_r2->phy_regs), channel); 6458 } 6459 6460 return 0; 6461} 6462 6463/************************************************** 6464 * Basic PHY ops. 6465 **************************************************/ 6466 6467static int b43_nphy_op_allocate(struct b43_wldev *dev) 6468{ 6469 struct b43_phy_n *nphy; 6470 6471 nphy = kzalloc(sizeof(*nphy), GFP_KERNEL); 6472 if (!nphy) 6473 return -ENOMEM; 6474 6475 dev->phy.n = nphy; 6476 6477 return 0; 6478} 6479 6480static void b43_nphy_op_prepare_structs(struct b43_wldev *dev) 6481{ 6482 struct b43_phy *phy = &dev->phy; 6483 struct b43_phy_n *nphy = phy->n; 6484 struct ssb_sprom *sprom = dev->dev->bus_sprom; 6485 6486 memset(nphy, 0, sizeof(*nphy)); 6487 6488 nphy->hang_avoid = (phy->rev == 3 || phy->rev == 4); 6489 nphy->spur_avoid = (phy->rev >= 3) ? 6490 B43_SPUR_AVOID_AUTO : B43_SPUR_AVOID_DISABLE; 6491 nphy->gain_boost = true; /* this way we follow wl, assume it is true */ 6492 nphy->txrx_chain = 2; /* sth different than 0 and 1 for now */ 6493 nphy->phyrxchain = 3; /* to avoid b43_nphy_set_rx_core_state like wl */ 6494 nphy->perical = 2; /* avoid additional rssi cal on init (like wl) */ 6495 /* 128 can mean disabled-by-default state of TX pwr ctl. Max value is 6496 * 0x7f == 127 and we check for 128 when restoring TX pwr ctl. */ 6497 nphy->tx_pwr_idx[0] = 128; 6498 nphy->tx_pwr_idx[1] = 128; 6499 6500 /* Hardware TX power control and 5GHz power gain */ 6501 nphy->txpwrctrl = false; 6502 nphy->pwg_gain_5ghz = false; 6503 if (dev->phy.rev >= 3 || 6504 (dev->dev->board_vendor == PCI_VENDOR_ID_APPLE && 6505 (dev->dev->core_rev == 11 || dev->dev->core_rev == 12))) { 6506 nphy->txpwrctrl = true; 6507 nphy->pwg_gain_5ghz = true; 6508 } else if (sprom->revision >= 4) { 6509 if (dev->phy.rev >= 2 && 6510 (sprom->boardflags2_lo & B43_BFL2_TXPWRCTRL_EN)) { 6511 nphy->txpwrctrl = true; 6512#ifdef CONFIG_B43_SSB 6513 if (dev->dev->bus_type == B43_BUS_SSB && 6514 dev->dev->sdev->bus->bustype == SSB_BUSTYPE_PCI) { 6515 struct pci_dev *pdev = 6516 dev->dev->sdev->bus->host_pci; 6517 if (pdev->device == 0x4328 || 6518 pdev->device == 0x432a) 6519 nphy->pwg_gain_5ghz = true; 6520 } 6521#endif 6522 } else if (sprom->boardflags2_lo & B43_BFL2_5G_PWRGAIN) { 6523 nphy->pwg_gain_5ghz = true; 6524 } 6525 } 6526 6527 if (dev->phy.rev >= 3) { 6528 nphy->ipa2g_on = sprom->fem.ghz2.extpa_gain == 2; 6529 nphy->ipa5g_on = sprom->fem.ghz5.extpa_gain == 2; 6530 } 6531} 6532 6533static void b43_nphy_op_free(struct b43_wldev *dev) 6534{ 6535 struct b43_phy *phy = &dev->phy; 6536 struct b43_phy_n *nphy = phy->n; 6537 6538 kfree(nphy); 6539 phy->n = NULL; 6540} 6541 6542static int b43_nphy_op_init(struct b43_wldev *dev) 6543{ 6544 return b43_phy_initn(dev); 6545} 6546 6547static inline void check_phyreg(struct b43_wldev *dev, u16 offset) 6548{ 6549#if B43_DEBUG 6550 if ((offset & B43_PHYROUTE) == B43_PHYROUTE_OFDM_GPHY) { 6551 /* OFDM registers are onnly available on A/G-PHYs */ 6552 b43err(dev->wl, "Invalid OFDM PHY access at " 6553 "0x%04X on N-PHY\n", offset); 6554 dump_stack(); 6555 } 6556 if ((offset & B43_PHYROUTE) == B43_PHYROUTE_EXT_GPHY) { 6557 /* Ext-G registers are only available on G-PHYs */ 6558 b43err(dev->wl, "Invalid EXT-G PHY access at " 6559 "0x%04X on N-PHY\n", offset); 6560 dump_stack(); 6561 } 6562#endif /* B43_DEBUG */ 6563} 6564 6565static void b43_nphy_op_maskset(struct b43_wldev *dev, u16 reg, u16 mask, 6566 u16 set) 6567{ 6568 check_phyreg(dev, reg); 6569 b43_write16f(dev, B43_MMIO_PHY_CONTROL, reg); 6570 b43_maskset16(dev, B43_MMIO_PHY_DATA, mask, set); 6571 dev->phy.writes_counter = 1; 6572} 6573 6574static u16 b43_nphy_op_radio_read(struct b43_wldev *dev, u16 reg) 6575{ 6576 /* Register 1 is a 32-bit register. */ 6577 B43_WARN_ON(dev->phy.rev < 7 && reg == 1); 6578 6579 if (dev->phy.rev >= 7) 6580 reg |= 0x200; /* Radio 0x2057 */ 6581 else 6582 reg |= 0x100; 6583 6584 b43_write16f(dev, B43_MMIO_RADIO_CONTROL, reg); 6585 return b43_read16(dev, B43_MMIO_RADIO_DATA_LOW); 6586} 6587 6588static void b43_nphy_op_radio_write(struct b43_wldev *dev, u16 reg, u16 value) 6589{ 6590 /* Register 1 is a 32-bit register. */ 6591 B43_WARN_ON(dev->phy.rev < 7 && reg == 1); 6592 6593 b43_write16f(dev, B43_MMIO_RADIO_CONTROL, reg); 6594 b43_write16(dev, B43_MMIO_RADIO_DATA_LOW, value); 6595} 6596 6597/* https://bcm-v4.sipsolutions.net/802.11/Radio/Switch%20Radio */ 6598static void b43_nphy_op_software_rfkill(struct b43_wldev *dev, 6599 bool blocked) 6600{ 6601 struct b43_phy *phy = &dev->phy; 6602 6603 if (b43_read32(dev, B43_MMIO_MACCTL) & B43_MACCTL_ENABLED) 6604 b43err(dev->wl, "MAC not suspended\n"); 6605 6606 if (blocked) { 6607 if (phy->rev >= 19) { 6608 /* TODO */ 6609 } else if (phy->rev >= 8) { 6610 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 6611 ~B43_NPHY_RFCTL_CMD_CHIP0PU); 6612 } else if (phy->rev >= 7) { 6613 /* Nothing needed */ 6614 } else if (phy->rev >= 3) { 6615 b43_phy_mask(dev, B43_NPHY_RFCTL_CMD, 6616 ~B43_NPHY_RFCTL_CMD_CHIP0PU); 6617 6618 b43_radio_mask(dev, 0x09, ~0x2); 6619 6620 b43_radio_write(dev, 0x204D, 0); 6621 b43_radio_write(dev, 0x2053, 0); 6622 b43_radio_write(dev, 0x2058, 0); 6623 b43_radio_write(dev, 0x205E, 0); 6624 b43_radio_mask(dev, 0x2062, ~0xF0); 6625 b43_radio_write(dev, 0x2064, 0); 6626 6627 b43_radio_write(dev, 0x304D, 0); 6628 b43_radio_write(dev, 0x3053, 0); 6629 b43_radio_write(dev, 0x3058, 0); 6630 b43_radio_write(dev, 0x305E, 0); 6631 b43_radio_mask(dev, 0x3062, ~0xF0); 6632 b43_radio_write(dev, 0x3064, 0); 6633 } 6634 } else { 6635 if (phy->rev >= 19) { 6636 /* TODO */ 6637 } else if (phy->rev >= 7) { 6638 if (!dev->phy.radio_on) 6639 b43_radio_2057_init(dev); 6640 b43_switch_channel(dev, dev->phy.channel); 6641 } else if (phy->rev >= 3) { 6642 if (!dev->phy.radio_on) 6643 b43_radio_init2056(dev); 6644 b43_switch_channel(dev, dev->phy.channel); 6645 } else { 6646 b43_radio_init2055(dev); 6647 } 6648 } 6649} 6650 6651/* https://bcm-v4.sipsolutions.net/802.11/PHY/Anacore */ 6652static void b43_nphy_op_switch_analog(struct b43_wldev *dev, bool on) 6653{ 6654 struct b43_phy *phy = &dev->phy; 6655 u16 override = on ? 0x0 : 0x7FFF; 6656 u16 core = on ? 0xD : 0x00FD; 6657 6658 if (phy->rev >= 19) { 6659 /* TODO */ 6660 } else if (phy->rev >= 3) { 6661 if (on) { 6662 b43_phy_write(dev, B43_NPHY_AFECTL_C1, core); 6663 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, override); 6664 b43_phy_write(dev, B43_NPHY_AFECTL_C2, core); 6665 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, override); 6666 } else { 6667 b43_phy_write(dev, B43_NPHY_AFECTL_OVER1, override); 6668 b43_phy_write(dev, B43_NPHY_AFECTL_C1, core); 6669 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, override); 6670 b43_phy_write(dev, B43_NPHY_AFECTL_C2, core); 6671 } 6672 } else { 6673 b43_phy_write(dev, B43_NPHY_AFECTL_OVER, override); 6674 } 6675} 6676 6677static int b43_nphy_op_switch_channel(struct b43_wldev *dev, 6678 unsigned int new_channel) 6679{ 6680 struct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan; 6681 enum nl80211_channel_type channel_type = 6682 cfg80211_get_chandef_type(&dev->wl->hw->conf.chandef); 6683 6684 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) { 6685 if ((new_channel < 1) || (new_channel > 14)) 6686 return -EINVAL; 6687 } else { 6688 if (new_channel > 200) 6689 return -EINVAL; 6690 } 6691 6692 return b43_nphy_set_channel(dev, channel, channel_type); 6693} 6694 6695static unsigned int b43_nphy_op_get_default_chan(struct b43_wldev *dev) 6696{ 6697 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) 6698 return 1; 6699 return 36; 6700} 6701 6702const struct b43_phy_operations b43_phyops_n = { 6703 .allocate = b43_nphy_op_allocate, 6704 .free = b43_nphy_op_free, 6705 .prepare_structs = b43_nphy_op_prepare_structs, 6706 .init = b43_nphy_op_init, 6707 .phy_maskset = b43_nphy_op_maskset, 6708 .radio_read = b43_nphy_op_radio_read, 6709 .radio_write = b43_nphy_op_radio_write, 6710 .software_rfkill = b43_nphy_op_software_rfkill, 6711 .switch_analog = b43_nphy_op_switch_analog, 6712 .switch_channel = b43_nphy_op_switch_channel, 6713 .get_default_chan = b43_nphy_op_get_default_chan, 6714 .recalc_txpower = b43_nphy_op_recalc_txpower, 6715}; 6716