18c2ecf20Sopenharmony_ci// SPDX-License-Identifier: GPL-2.0
28c2ecf20Sopenharmony_ci/*
38c2ecf20Sopenharmony_ci * arch/sparc64/math-emu/math.c
48c2ecf20Sopenharmony_ci *
58c2ecf20Sopenharmony_ci * Copyright (C) 1997,1999 Jakub Jelinek (jj@ultra.linux.cz)
68c2ecf20Sopenharmony_ci * Copyright (C) 1999 David S. Miller (davem@redhat.com)
78c2ecf20Sopenharmony_ci *
88c2ecf20Sopenharmony_ci * Emulation routines originate from soft-fp package, which is part
98c2ecf20Sopenharmony_ci * of glibc and has appropriate copyrights in it.
108c2ecf20Sopenharmony_ci */
118c2ecf20Sopenharmony_ci
128c2ecf20Sopenharmony_ci#include <linux/types.h>
138c2ecf20Sopenharmony_ci#include <linux/sched.h>
148c2ecf20Sopenharmony_ci#include <linux/errno.h>
158c2ecf20Sopenharmony_ci#include <linux/perf_event.h>
168c2ecf20Sopenharmony_ci
178c2ecf20Sopenharmony_ci#include <asm/fpumacro.h>
188c2ecf20Sopenharmony_ci#include <asm/ptrace.h>
198c2ecf20Sopenharmony_ci#include <linux/uaccess.h>
208c2ecf20Sopenharmony_ci#include <asm/cacheflush.h>
218c2ecf20Sopenharmony_ci
228c2ecf20Sopenharmony_ci#include "sfp-util_64.h"
238c2ecf20Sopenharmony_ci#include <math-emu/soft-fp.h>
248c2ecf20Sopenharmony_ci#include <math-emu/single.h>
258c2ecf20Sopenharmony_ci#include <math-emu/double.h>
268c2ecf20Sopenharmony_ci#include <math-emu/quad.h>
278c2ecf20Sopenharmony_ci
288c2ecf20Sopenharmony_ci/* QUAD - ftt == 3 */
298c2ecf20Sopenharmony_ci#define FMOVQ	0x003
308c2ecf20Sopenharmony_ci#define FNEGQ	0x007
318c2ecf20Sopenharmony_ci#define FABSQ	0x00b
328c2ecf20Sopenharmony_ci#define FSQRTQ	0x02b
338c2ecf20Sopenharmony_ci#define FADDQ	0x043
348c2ecf20Sopenharmony_ci#define FSUBQ	0x047
358c2ecf20Sopenharmony_ci#define FMULQ	0x04b
368c2ecf20Sopenharmony_ci#define FDIVQ	0x04f
378c2ecf20Sopenharmony_ci#define FDMULQ	0x06e
388c2ecf20Sopenharmony_ci#define FQTOX	0x083
398c2ecf20Sopenharmony_ci#define FXTOQ	0x08c
408c2ecf20Sopenharmony_ci#define FQTOS	0x0c7
418c2ecf20Sopenharmony_ci#define FQTOD	0x0cb
428c2ecf20Sopenharmony_ci#define FITOQ	0x0cc
438c2ecf20Sopenharmony_ci#define FSTOQ	0x0cd
448c2ecf20Sopenharmony_ci#define FDTOQ	0x0ce
458c2ecf20Sopenharmony_ci#define FQTOI	0x0d3
468c2ecf20Sopenharmony_ci/* SUBNORMAL - ftt == 2 */
478c2ecf20Sopenharmony_ci#define FSQRTS	0x029
488c2ecf20Sopenharmony_ci#define FSQRTD	0x02a
498c2ecf20Sopenharmony_ci#define FADDS	0x041
508c2ecf20Sopenharmony_ci#define FADDD	0x042
518c2ecf20Sopenharmony_ci#define FSUBS	0x045
528c2ecf20Sopenharmony_ci#define FSUBD	0x046
538c2ecf20Sopenharmony_ci#define FMULS	0x049
548c2ecf20Sopenharmony_ci#define FMULD	0x04a
558c2ecf20Sopenharmony_ci#define FDIVS	0x04d
568c2ecf20Sopenharmony_ci#define FDIVD	0x04e
578c2ecf20Sopenharmony_ci#define FSMULD	0x069
588c2ecf20Sopenharmony_ci#define FSTOX	0x081
598c2ecf20Sopenharmony_ci#define FDTOX	0x082
608c2ecf20Sopenharmony_ci#define FDTOS	0x0c6
618c2ecf20Sopenharmony_ci#define FSTOD	0x0c9
628c2ecf20Sopenharmony_ci#define FSTOI	0x0d1
638c2ecf20Sopenharmony_ci#define FDTOI	0x0d2
648c2ecf20Sopenharmony_ci#define FXTOS	0x084 /* Only Ultra-III generates this. */
658c2ecf20Sopenharmony_ci#define FXTOD	0x088 /* Only Ultra-III generates this. */
668c2ecf20Sopenharmony_ci#if 0	/* Optimized inline in sparc64/kernel/entry.S */
678c2ecf20Sopenharmony_ci#define FITOS	0x0c4 /* Only Ultra-III generates this. */
688c2ecf20Sopenharmony_ci#endif
698c2ecf20Sopenharmony_ci#define FITOD	0x0c8 /* Only Ultra-III generates this. */
708c2ecf20Sopenharmony_ci/* FPOP2 */
718c2ecf20Sopenharmony_ci#define FCMPQ	0x053
728c2ecf20Sopenharmony_ci#define FCMPEQ	0x057
738c2ecf20Sopenharmony_ci#define FMOVQ0	0x003
748c2ecf20Sopenharmony_ci#define FMOVQ1	0x043
758c2ecf20Sopenharmony_ci#define FMOVQ2	0x083
768c2ecf20Sopenharmony_ci#define FMOVQ3	0x0c3
778c2ecf20Sopenharmony_ci#define FMOVQI	0x103
788c2ecf20Sopenharmony_ci#define FMOVQX	0x183
798c2ecf20Sopenharmony_ci#define FMOVQZ	0x027
808c2ecf20Sopenharmony_ci#define FMOVQLE	0x047
818c2ecf20Sopenharmony_ci#define FMOVQLZ 0x067
828c2ecf20Sopenharmony_ci#define FMOVQNZ	0x0a7
838c2ecf20Sopenharmony_ci#define FMOVQGZ	0x0c7
848c2ecf20Sopenharmony_ci#define FMOVQGE 0x0e7
858c2ecf20Sopenharmony_ci
868c2ecf20Sopenharmony_ci#define FSR_TEM_SHIFT	23UL
878c2ecf20Sopenharmony_ci#define FSR_TEM_MASK	(0x1fUL << FSR_TEM_SHIFT)
888c2ecf20Sopenharmony_ci#define FSR_AEXC_SHIFT	5UL
898c2ecf20Sopenharmony_ci#define FSR_AEXC_MASK	(0x1fUL << FSR_AEXC_SHIFT)
908c2ecf20Sopenharmony_ci#define FSR_CEXC_SHIFT	0UL
918c2ecf20Sopenharmony_ci#define FSR_CEXC_MASK	(0x1fUL << FSR_CEXC_SHIFT)
928c2ecf20Sopenharmony_ci
938c2ecf20Sopenharmony_ci/* All routines returning an exception to raise should detect
948c2ecf20Sopenharmony_ci * such exceptions _before_ rounding to be consistent with
958c2ecf20Sopenharmony_ci * the behavior of the hardware in the implemented cases
968c2ecf20Sopenharmony_ci * (and thus with the recommendations in the V9 architecture
978c2ecf20Sopenharmony_ci * manual).
988c2ecf20Sopenharmony_ci *
998c2ecf20Sopenharmony_ci * We return 0 if a SIGFPE should be sent, 1 otherwise.
1008c2ecf20Sopenharmony_ci */
1018c2ecf20Sopenharmony_cistatic inline int record_exception(struct pt_regs *regs, int eflag)
1028c2ecf20Sopenharmony_ci{
1038c2ecf20Sopenharmony_ci	u64 fsr = current_thread_info()->xfsr[0];
1048c2ecf20Sopenharmony_ci	int would_trap;
1058c2ecf20Sopenharmony_ci
1068c2ecf20Sopenharmony_ci	/* Determine if this exception would have generated a trap. */
1078c2ecf20Sopenharmony_ci	would_trap = (fsr & ((long)eflag << FSR_TEM_SHIFT)) != 0UL;
1088c2ecf20Sopenharmony_ci
1098c2ecf20Sopenharmony_ci	/* If trapping, we only want to signal one bit. */
1108c2ecf20Sopenharmony_ci	if(would_trap != 0) {
1118c2ecf20Sopenharmony_ci		eflag &= ((fsr & FSR_TEM_MASK) >> FSR_TEM_SHIFT);
1128c2ecf20Sopenharmony_ci		if((eflag & (eflag - 1)) != 0) {
1138c2ecf20Sopenharmony_ci			if(eflag & FP_EX_INVALID)
1148c2ecf20Sopenharmony_ci				eflag = FP_EX_INVALID;
1158c2ecf20Sopenharmony_ci			else if(eflag & FP_EX_OVERFLOW)
1168c2ecf20Sopenharmony_ci				eflag = FP_EX_OVERFLOW;
1178c2ecf20Sopenharmony_ci			else if(eflag & FP_EX_UNDERFLOW)
1188c2ecf20Sopenharmony_ci				eflag = FP_EX_UNDERFLOW;
1198c2ecf20Sopenharmony_ci			else if(eflag & FP_EX_DIVZERO)
1208c2ecf20Sopenharmony_ci				eflag = FP_EX_DIVZERO;
1218c2ecf20Sopenharmony_ci			else if(eflag & FP_EX_INEXACT)
1228c2ecf20Sopenharmony_ci				eflag = FP_EX_INEXACT;
1238c2ecf20Sopenharmony_ci		}
1248c2ecf20Sopenharmony_ci	}
1258c2ecf20Sopenharmony_ci
1268c2ecf20Sopenharmony_ci	/* Set CEXC, here is the rule:
1278c2ecf20Sopenharmony_ci	 *
1288c2ecf20Sopenharmony_ci	 *    In general all FPU ops will set one and only one
1298c2ecf20Sopenharmony_ci	 *    bit in the CEXC field, this is always the case
1308c2ecf20Sopenharmony_ci	 *    when the IEEE exception trap is enabled in TEM.
1318c2ecf20Sopenharmony_ci	 */
1328c2ecf20Sopenharmony_ci	fsr &= ~(FSR_CEXC_MASK);
1338c2ecf20Sopenharmony_ci	fsr |= ((long)eflag << FSR_CEXC_SHIFT);
1348c2ecf20Sopenharmony_ci
1358c2ecf20Sopenharmony_ci	/* Set the AEXC field, rule is:
1368c2ecf20Sopenharmony_ci	 *
1378c2ecf20Sopenharmony_ci	 *    If a trap would not be generated, the
1388c2ecf20Sopenharmony_ci	 *    CEXC just generated is OR'd into the
1398c2ecf20Sopenharmony_ci	 *    existing value of AEXC.
1408c2ecf20Sopenharmony_ci	 */
1418c2ecf20Sopenharmony_ci	if(would_trap == 0)
1428c2ecf20Sopenharmony_ci		fsr |= ((long)eflag << FSR_AEXC_SHIFT);
1438c2ecf20Sopenharmony_ci
1448c2ecf20Sopenharmony_ci	/* If trapping, indicate fault trap type IEEE. */
1458c2ecf20Sopenharmony_ci	if(would_trap != 0)
1468c2ecf20Sopenharmony_ci		fsr |= (1UL << 14);
1478c2ecf20Sopenharmony_ci
1488c2ecf20Sopenharmony_ci	current_thread_info()->xfsr[0] = fsr;
1498c2ecf20Sopenharmony_ci
1508c2ecf20Sopenharmony_ci	/* If we will not trap, advance the program counter over
1518c2ecf20Sopenharmony_ci	 * the instruction being handled.
1528c2ecf20Sopenharmony_ci	 */
1538c2ecf20Sopenharmony_ci	if(would_trap == 0) {
1548c2ecf20Sopenharmony_ci		regs->tpc = regs->tnpc;
1558c2ecf20Sopenharmony_ci		regs->tnpc += 4;
1568c2ecf20Sopenharmony_ci	}
1578c2ecf20Sopenharmony_ci
1588c2ecf20Sopenharmony_ci	return (would_trap ? 0 : 1);
1598c2ecf20Sopenharmony_ci}
1608c2ecf20Sopenharmony_ci
1618c2ecf20Sopenharmony_citypedef union {
1628c2ecf20Sopenharmony_ci	u32 s;
1638c2ecf20Sopenharmony_ci	u64 d;
1648c2ecf20Sopenharmony_ci	u64 q[2];
1658c2ecf20Sopenharmony_ci} *argp;
1668c2ecf20Sopenharmony_ci
1678c2ecf20Sopenharmony_ciint do_mathemu(struct pt_regs *regs, struct fpustate *f, bool illegal_insn_trap)
1688c2ecf20Sopenharmony_ci{
1698c2ecf20Sopenharmony_ci	unsigned long pc = regs->tpc;
1708c2ecf20Sopenharmony_ci	unsigned long tstate = regs->tstate;
1718c2ecf20Sopenharmony_ci	u32 insn = 0;
1728c2ecf20Sopenharmony_ci	int type = 0;
1738c2ecf20Sopenharmony_ci	/* ftt tells which ftt it may happen in, r is rd, b is rs2 and a is rs1. The *u arg tells
1748c2ecf20Sopenharmony_ci	   whether the argument should be packed/unpacked (0 - do not unpack/pack, 1 - unpack/pack)
1758c2ecf20Sopenharmony_ci	   non-u args tells the size of the argument (0 - no argument, 1 - single, 2 - double, 3 - quad */
1768c2ecf20Sopenharmony_ci#define TYPE(ftt, r, ru, b, bu, a, au) type = (au << 2) | (a << 0) | (bu << 5) | (b << 3) | (ru << 8) | (r << 6) | (ftt << 9)
1778c2ecf20Sopenharmony_ci	int freg;
1788c2ecf20Sopenharmony_ci	static u64 zero[2] = { 0L, 0L };
1798c2ecf20Sopenharmony_ci	int flags;
1808c2ecf20Sopenharmony_ci	FP_DECL_EX;
1818c2ecf20Sopenharmony_ci	FP_DECL_S(SA); FP_DECL_S(SB); FP_DECL_S(SR);
1828c2ecf20Sopenharmony_ci	FP_DECL_D(DA); FP_DECL_D(DB); FP_DECL_D(DR);
1838c2ecf20Sopenharmony_ci	FP_DECL_Q(QA); FP_DECL_Q(QB); FP_DECL_Q(QR);
1848c2ecf20Sopenharmony_ci	int IR;
1858c2ecf20Sopenharmony_ci	long XR, xfsr;
1868c2ecf20Sopenharmony_ci
1878c2ecf20Sopenharmony_ci	if (tstate & TSTATE_PRIV)
1888c2ecf20Sopenharmony_ci		die_if_kernel("unfinished/unimplemented FPop from kernel", regs);
1898c2ecf20Sopenharmony_ci	perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, regs, 0);
1908c2ecf20Sopenharmony_ci	if (test_thread_flag(TIF_32BIT))
1918c2ecf20Sopenharmony_ci		pc = (u32)pc;
1928c2ecf20Sopenharmony_ci	if (get_user(insn, (u32 __user *) pc) != -EFAULT) {
1938c2ecf20Sopenharmony_ci		if ((insn & 0xc1f80000) == 0x81a00000) /* FPOP1 */ {
1948c2ecf20Sopenharmony_ci			switch ((insn >> 5) & 0x1ff) {
1958c2ecf20Sopenharmony_ci			/* QUAD - ftt == 3 */
1968c2ecf20Sopenharmony_ci			case FMOVQ:
1978c2ecf20Sopenharmony_ci			case FNEGQ:
1988c2ecf20Sopenharmony_ci			case FABSQ: TYPE(3,3,0,3,0,0,0); break;
1998c2ecf20Sopenharmony_ci			case FSQRTQ: TYPE(3,3,1,3,1,0,0); break;
2008c2ecf20Sopenharmony_ci			case FADDQ:
2018c2ecf20Sopenharmony_ci			case FSUBQ:
2028c2ecf20Sopenharmony_ci			case FMULQ:
2038c2ecf20Sopenharmony_ci			case FDIVQ: TYPE(3,3,1,3,1,3,1); break;
2048c2ecf20Sopenharmony_ci			case FDMULQ: TYPE(3,3,1,2,1,2,1); break;
2058c2ecf20Sopenharmony_ci			case FQTOX: TYPE(3,2,0,3,1,0,0); break;
2068c2ecf20Sopenharmony_ci			case FXTOQ: TYPE(3,3,1,2,0,0,0); break;
2078c2ecf20Sopenharmony_ci			case FQTOS: TYPE(3,1,1,3,1,0,0); break;
2088c2ecf20Sopenharmony_ci			case FQTOD: TYPE(3,2,1,3,1,0,0); break;
2098c2ecf20Sopenharmony_ci			case FITOQ: TYPE(3,3,1,1,0,0,0); break;
2108c2ecf20Sopenharmony_ci			case FSTOQ: TYPE(3,3,1,1,1,0,0); break;
2118c2ecf20Sopenharmony_ci			case FDTOQ: TYPE(3,3,1,2,1,0,0); break;
2128c2ecf20Sopenharmony_ci			case FQTOI: TYPE(3,1,0,3,1,0,0); break;
2138c2ecf20Sopenharmony_ci
2148c2ecf20Sopenharmony_ci			/* We can get either unimplemented or unfinished
2158c2ecf20Sopenharmony_ci			 * for these cases.  Pre-Niagara systems generate
2168c2ecf20Sopenharmony_ci			 * unfinished fpop for SUBNORMAL cases, and Niagara
2178c2ecf20Sopenharmony_ci			 * always gives unimplemented fpop for fsqrt{s,d}.
2188c2ecf20Sopenharmony_ci			 */
2198c2ecf20Sopenharmony_ci			case FSQRTS: {
2208c2ecf20Sopenharmony_ci				unsigned long x = current_thread_info()->xfsr[0];
2218c2ecf20Sopenharmony_ci
2228c2ecf20Sopenharmony_ci				x = (x >> 14) & 0x7;
2238c2ecf20Sopenharmony_ci				TYPE(x,1,1,1,1,0,0);
2248c2ecf20Sopenharmony_ci				break;
2258c2ecf20Sopenharmony_ci			}
2268c2ecf20Sopenharmony_ci
2278c2ecf20Sopenharmony_ci			case FSQRTD: {
2288c2ecf20Sopenharmony_ci				unsigned long x = current_thread_info()->xfsr[0];
2298c2ecf20Sopenharmony_ci
2308c2ecf20Sopenharmony_ci				x = (x >> 14) & 0x7;
2318c2ecf20Sopenharmony_ci				TYPE(x,2,1,2,1,0,0);
2328c2ecf20Sopenharmony_ci				break;
2338c2ecf20Sopenharmony_ci			}
2348c2ecf20Sopenharmony_ci
2358c2ecf20Sopenharmony_ci			/* SUBNORMAL - ftt == 2 */
2368c2ecf20Sopenharmony_ci			case FADDD:
2378c2ecf20Sopenharmony_ci			case FSUBD:
2388c2ecf20Sopenharmony_ci			case FMULD:
2398c2ecf20Sopenharmony_ci			case FDIVD: TYPE(2,2,1,2,1,2,1); break;
2408c2ecf20Sopenharmony_ci			case FADDS:
2418c2ecf20Sopenharmony_ci			case FSUBS:
2428c2ecf20Sopenharmony_ci			case FMULS:
2438c2ecf20Sopenharmony_ci			case FDIVS: TYPE(2,1,1,1,1,1,1); break;
2448c2ecf20Sopenharmony_ci			case FSMULD: TYPE(2,2,1,1,1,1,1); break;
2458c2ecf20Sopenharmony_ci			case FSTOX: TYPE(2,2,0,1,1,0,0); break;
2468c2ecf20Sopenharmony_ci			case FDTOX: TYPE(2,2,0,2,1,0,0); break;
2478c2ecf20Sopenharmony_ci			case FDTOS: TYPE(2,1,1,2,1,0,0); break;
2488c2ecf20Sopenharmony_ci			case FSTOD: TYPE(2,2,1,1,1,0,0); break;
2498c2ecf20Sopenharmony_ci			case FSTOI: TYPE(2,1,0,1,1,0,0); break;
2508c2ecf20Sopenharmony_ci			case FDTOI: TYPE(2,1,0,2,1,0,0); break;
2518c2ecf20Sopenharmony_ci
2528c2ecf20Sopenharmony_ci			/* Only Ultra-III generates these */
2538c2ecf20Sopenharmony_ci			case FXTOS: TYPE(2,1,1,2,0,0,0); break;
2548c2ecf20Sopenharmony_ci			case FXTOD: TYPE(2,2,1,2,0,0,0); break;
2558c2ecf20Sopenharmony_ci#if 0			/* Optimized inline in sparc64/kernel/entry.S */
2568c2ecf20Sopenharmony_ci			case FITOS: TYPE(2,1,1,1,0,0,0); break;
2578c2ecf20Sopenharmony_ci#endif
2588c2ecf20Sopenharmony_ci			case FITOD: TYPE(2,2,1,1,0,0,0); break;
2598c2ecf20Sopenharmony_ci			}
2608c2ecf20Sopenharmony_ci		}
2618c2ecf20Sopenharmony_ci		else if ((insn & 0xc1f80000) == 0x81a80000) /* FPOP2 */ {
2628c2ecf20Sopenharmony_ci			IR = 2;
2638c2ecf20Sopenharmony_ci			switch ((insn >> 5) & 0x1ff) {
2648c2ecf20Sopenharmony_ci			case FCMPQ: TYPE(3,0,0,3,1,3,1); break;
2658c2ecf20Sopenharmony_ci			case FCMPEQ: TYPE(3,0,0,3,1,3,1); break;
2668c2ecf20Sopenharmony_ci			/* Now the conditional fmovq support */
2678c2ecf20Sopenharmony_ci			case FMOVQ0:
2688c2ecf20Sopenharmony_ci			case FMOVQ1:
2698c2ecf20Sopenharmony_ci			case FMOVQ2:
2708c2ecf20Sopenharmony_ci			case FMOVQ3:
2718c2ecf20Sopenharmony_ci				/* fmovq %fccX, %fY, %fZ */
2728c2ecf20Sopenharmony_ci				if (!((insn >> 11) & 3))
2738c2ecf20Sopenharmony_ci					XR = current_thread_info()->xfsr[0] >> 10;
2748c2ecf20Sopenharmony_ci				else
2758c2ecf20Sopenharmony_ci					XR = current_thread_info()->xfsr[0] >> (30 + ((insn >> 10) & 0x6));
2768c2ecf20Sopenharmony_ci				XR &= 3;
2778c2ecf20Sopenharmony_ci				IR = 0;
2788c2ecf20Sopenharmony_ci				switch ((insn >> 14) & 0x7) {
2798c2ecf20Sopenharmony_ci				/* case 0: IR = 0; break; */			/* Never */
2808c2ecf20Sopenharmony_ci				case 1: if (XR) IR = 1; break;			/* Not Equal */
2818c2ecf20Sopenharmony_ci				case 2: if (XR == 1 || XR == 2) IR = 1; break;	/* Less or Greater */
2828c2ecf20Sopenharmony_ci				case 3: if (XR & 1) IR = 1; break;		/* Unordered or Less */
2838c2ecf20Sopenharmony_ci				case 4: if (XR == 1) IR = 1; break;		/* Less */
2848c2ecf20Sopenharmony_ci				case 5: if (XR & 2) IR = 1; break;		/* Unordered or Greater */
2858c2ecf20Sopenharmony_ci				case 6: if (XR == 2) IR = 1; break;		/* Greater */
2868c2ecf20Sopenharmony_ci				case 7: if (XR == 3) IR = 1; break;		/* Unordered */
2878c2ecf20Sopenharmony_ci				}
2888c2ecf20Sopenharmony_ci				if ((insn >> 14) & 8)
2898c2ecf20Sopenharmony_ci					IR ^= 1;
2908c2ecf20Sopenharmony_ci				break;
2918c2ecf20Sopenharmony_ci			case FMOVQI:
2928c2ecf20Sopenharmony_ci			case FMOVQX:
2938c2ecf20Sopenharmony_ci				/* fmovq %[ix]cc, %fY, %fZ */
2948c2ecf20Sopenharmony_ci				XR = regs->tstate >> 32;
2958c2ecf20Sopenharmony_ci				if ((insn >> 5) & 0x80)
2968c2ecf20Sopenharmony_ci					XR >>= 4;
2978c2ecf20Sopenharmony_ci				XR &= 0xf;
2988c2ecf20Sopenharmony_ci				IR = 0;
2998c2ecf20Sopenharmony_ci				freg = ((XR >> 2) ^ XR) & 2;
3008c2ecf20Sopenharmony_ci				switch ((insn >> 14) & 0x7) {
3018c2ecf20Sopenharmony_ci				/* case 0: IR = 0; break; */			/* Never */
3028c2ecf20Sopenharmony_ci				case 1: if (XR & 4) IR = 1; break;		/* Equal */
3038c2ecf20Sopenharmony_ci				case 2: if ((XR & 4) || freg) IR = 1; break;	/* Less or Equal */
3048c2ecf20Sopenharmony_ci				case 3: if (freg) IR = 1; break;		/* Less */
3058c2ecf20Sopenharmony_ci				case 4: if (XR & 5) IR = 1; break;		/* Less or Equal Unsigned */
3068c2ecf20Sopenharmony_ci				case 5: if (XR & 1) IR = 1; break;		/* Carry Set */
3078c2ecf20Sopenharmony_ci				case 6: if (XR & 8) IR = 1; break;		/* Negative */
3088c2ecf20Sopenharmony_ci				case 7: if (XR & 2) IR = 1; break;		/* Overflow Set */
3098c2ecf20Sopenharmony_ci				}
3108c2ecf20Sopenharmony_ci				if ((insn >> 14) & 8)
3118c2ecf20Sopenharmony_ci					IR ^= 1;
3128c2ecf20Sopenharmony_ci				break;
3138c2ecf20Sopenharmony_ci			case FMOVQZ:
3148c2ecf20Sopenharmony_ci			case FMOVQLE:
3158c2ecf20Sopenharmony_ci			case FMOVQLZ:
3168c2ecf20Sopenharmony_ci			case FMOVQNZ:
3178c2ecf20Sopenharmony_ci			case FMOVQGZ:
3188c2ecf20Sopenharmony_ci			case FMOVQGE:
3198c2ecf20Sopenharmony_ci				freg = (insn >> 14) & 0x1f;
3208c2ecf20Sopenharmony_ci				if (!freg)
3218c2ecf20Sopenharmony_ci					XR = 0;
3228c2ecf20Sopenharmony_ci				else if (freg < 16)
3238c2ecf20Sopenharmony_ci					XR = regs->u_regs[freg];
3248c2ecf20Sopenharmony_ci				else if (!test_thread_64bit_stack(regs->u_regs[UREG_FP])) {
3258c2ecf20Sopenharmony_ci					struct reg_window32 __user *win32;
3268c2ecf20Sopenharmony_ci					flushw_user ();
3278c2ecf20Sopenharmony_ci					win32 = (struct reg_window32 __user *)((unsigned long)((u32)regs->u_regs[UREG_FP]));
3288c2ecf20Sopenharmony_ci					get_user(XR, &win32->locals[freg - 16]);
3298c2ecf20Sopenharmony_ci				} else {
3308c2ecf20Sopenharmony_ci					struct reg_window __user *win;
3318c2ecf20Sopenharmony_ci					flushw_user ();
3328c2ecf20Sopenharmony_ci					win = (struct reg_window __user *)(regs->u_regs[UREG_FP] + STACK_BIAS);
3338c2ecf20Sopenharmony_ci					get_user(XR, &win->locals[freg - 16]);
3348c2ecf20Sopenharmony_ci				}
3358c2ecf20Sopenharmony_ci				IR = 0;
3368c2ecf20Sopenharmony_ci				switch ((insn >> 10) & 3) {
3378c2ecf20Sopenharmony_ci				case 1: if (!XR) IR = 1; break;			/* Register Zero */
3388c2ecf20Sopenharmony_ci				case 2: if (XR <= 0) IR = 1; break;		/* Register Less Than or Equal to Zero */
3398c2ecf20Sopenharmony_ci				case 3: if (XR < 0) IR = 1; break;		/* Register Less Than Zero */
3408c2ecf20Sopenharmony_ci				}
3418c2ecf20Sopenharmony_ci				if ((insn >> 10) & 4)
3428c2ecf20Sopenharmony_ci					IR ^= 1;
3438c2ecf20Sopenharmony_ci				break;
3448c2ecf20Sopenharmony_ci			}
3458c2ecf20Sopenharmony_ci			if (IR == 0) {
3468c2ecf20Sopenharmony_ci				/* The fmov test was false. Do a nop instead */
3478c2ecf20Sopenharmony_ci				current_thread_info()->xfsr[0] &= ~(FSR_CEXC_MASK);
3488c2ecf20Sopenharmony_ci				regs->tpc = regs->tnpc;
3498c2ecf20Sopenharmony_ci				regs->tnpc += 4;
3508c2ecf20Sopenharmony_ci				return 1;
3518c2ecf20Sopenharmony_ci			} else if (IR == 1) {
3528c2ecf20Sopenharmony_ci				/* Change the instruction into plain fmovq */
3538c2ecf20Sopenharmony_ci				insn = (insn & 0x3e00001f) | 0x81a00060;
3548c2ecf20Sopenharmony_ci				TYPE(3,3,0,3,0,0,0);
3558c2ecf20Sopenharmony_ci			}
3568c2ecf20Sopenharmony_ci		}
3578c2ecf20Sopenharmony_ci	}
3588c2ecf20Sopenharmony_ci	if (type) {
3598c2ecf20Sopenharmony_ci		argp rs1 = NULL, rs2 = NULL, rd = NULL;
3608c2ecf20Sopenharmony_ci
3618c2ecf20Sopenharmony_ci		/* Starting with UltraSPARC-T2, the cpu does not set the FP Trap
3628c2ecf20Sopenharmony_ci		 * Type field in the %fsr to unimplemented_FPop.  Nor does it
3638c2ecf20Sopenharmony_ci		 * use the fp_exception_other trap.  Instead it signals an
3648c2ecf20Sopenharmony_ci		 * illegal instruction and leaves the FP trap type field of
3658c2ecf20Sopenharmony_ci		 * the %fsr unchanged.
3668c2ecf20Sopenharmony_ci		 */
3678c2ecf20Sopenharmony_ci		if (!illegal_insn_trap) {
3688c2ecf20Sopenharmony_ci			int ftt = (current_thread_info()->xfsr[0] >> 14) & 0x7;
3698c2ecf20Sopenharmony_ci			if (ftt != (type >> 9))
3708c2ecf20Sopenharmony_ci				goto err;
3718c2ecf20Sopenharmony_ci		}
3728c2ecf20Sopenharmony_ci		current_thread_info()->xfsr[0] &= ~0x1c000;
3738c2ecf20Sopenharmony_ci		freg = ((insn >> 14) & 0x1f);
3748c2ecf20Sopenharmony_ci		switch (type & 0x3) {
3758c2ecf20Sopenharmony_ci		case 3: if (freg & 2) {
3768c2ecf20Sopenharmony_ci				current_thread_info()->xfsr[0] |= (6 << 14) /* invalid_fp_register */;
3778c2ecf20Sopenharmony_ci				goto err;
3788c2ecf20Sopenharmony_ci			}
3798c2ecf20Sopenharmony_ci		case 2: freg = ((freg & 1) << 5) | (freg & 0x1e);
3808c2ecf20Sopenharmony_ci		case 1: rs1 = (argp)&f->regs[freg];
3818c2ecf20Sopenharmony_ci			flags = (freg < 32) ? FPRS_DL : FPRS_DU;
3828c2ecf20Sopenharmony_ci			if (!(current_thread_info()->fpsaved[0] & flags))
3838c2ecf20Sopenharmony_ci				rs1 = (argp)&zero;
3848c2ecf20Sopenharmony_ci			break;
3858c2ecf20Sopenharmony_ci		}
3868c2ecf20Sopenharmony_ci		switch (type & 0x7) {
3878c2ecf20Sopenharmony_ci		case 7: FP_UNPACK_QP (QA, rs1); break;
3888c2ecf20Sopenharmony_ci		case 6: FP_UNPACK_DP (DA, rs1); break;
3898c2ecf20Sopenharmony_ci		case 5: FP_UNPACK_SP (SA, rs1); break;
3908c2ecf20Sopenharmony_ci		}
3918c2ecf20Sopenharmony_ci		freg = (insn & 0x1f);
3928c2ecf20Sopenharmony_ci		switch ((type >> 3) & 0x3) {
3938c2ecf20Sopenharmony_ci		case 3: if (freg & 2) {
3948c2ecf20Sopenharmony_ci				current_thread_info()->xfsr[0] |= (6 << 14) /* invalid_fp_register */;
3958c2ecf20Sopenharmony_ci				goto err;
3968c2ecf20Sopenharmony_ci			}
3978c2ecf20Sopenharmony_ci		case 2: freg = ((freg & 1) << 5) | (freg & 0x1e);
3988c2ecf20Sopenharmony_ci		case 1: rs2 = (argp)&f->regs[freg];
3998c2ecf20Sopenharmony_ci			flags = (freg < 32) ? FPRS_DL : FPRS_DU;
4008c2ecf20Sopenharmony_ci			if (!(current_thread_info()->fpsaved[0] & flags))
4018c2ecf20Sopenharmony_ci				rs2 = (argp)&zero;
4028c2ecf20Sopenharmony_ci			break;
4038c2ecf20Sopenharmony_ci		}
4048c2ecf20Sopenharmony_ci		switch ((type >> 3) & 0x7) {
4058c2ecf20Sopenharmony_ci		case 7: FP_UNPACK_QP (QB, rs2); break;
4068c2ecf20Sopenharmony_ci		case 6: FP_UNPACK_DP (DB, rs2); break;
4078c2ecf20Sopenharmony_ci		case 5: FP_UNPACK_SP (SB, rs2); break;
4088c2ecf20Sopenharmony_ci		}
4098c2ecf20Sopenharmony_ci		freg = ((insn >> 25) & 0x1f);
4108c2ecf20Sopenharmony_ci		switch ((type >> 6) & 0x3) {
4118c2ecf20Sopenharmony_ci		case 3: if (freg & 2) {
4128c2ecf20Sopenharmony_ci				current_thread_info()->xfsr[0] |= (6 << 14) /* invalid_fp_register */;
4138c2ecf20Sopenharmony_ci				goto err;
4148c2ecf20Sopenharmony_ci			}
4158c2ecf20Sopenharmony_ci		case 2: freg = ((freg & 1) << 5) | (freg & 0x1e);
4168c2ecf20Sopenharmony_ci		case 1: rd = (argp)&f->regs[freg];
4178c2ecf20Sopenharmony_ci			flags = (freg < 32) ? FPRS_DL : FPRS_DU;
4188c2ecf20Sopenharmony_ci			if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) {
4198c2ecf20Sopenharmony_ci				current_thread_info()->fpsaved[0] = FPRS_FEF;
4208c2ecf20Sopenharmony_ci				current_thread_info()->gsr[0] = 0;
4218c2ecf20Sopenharmony_ci			}
4228c2ecf20Sopenharmony_ci			if (!(current_thread_info()->fpsaved[0] & flags)) {
4238c2ecf20Sopenharmony_ci				if (freg < 32)
4248c2ecf20Sopenharmony_ci					memset(f->regs, 0, 32*sizeof(u32));
4258c2ecf20Sopenharmony_ci				else
4268c2ecf20Sopenharmony_ci					memset(f->regs+32, 0, 32*sizeof(u32));
4278c2ecf20Sopenharmony_ci			}
4288c2ecf20Sopenharmony_ci			current_thread_info()->fpsaved[0] |= flags;
4298c2ecf20Sopenharmony_ci			break;
4308c2ecf20Sopenharmony_ci		}
4318c2ecf20Sopenharmony_ci		switch ((insn >> 5) & 0x1ff) {
4328c2ecf20Sopenharmony_ci		/* + */
4338c2ecf20Sopenharmony_ci		case FADDS: FP_ADD_S (SR, SA, SB); break;
4348c2ecf20Sopenharmony_ci		case FADDD: FP_ADD_D (DR, DA, DB); break;
4358c2ecf20Sopenharmony_ci		case FADDQ: FP_ADD_Q (QR, QA, QB); break;
4368c2ecf20Sopenharmony_ci		/* - */
4378c2ecf20Sopenharmony_ci		case FSUBS: FP_SUB_S (SR, SA, SB); break;
4388c2ecf20Sopenharmony_ci		case FSUBD: FP_SUB_D (DR, DA, DB); break;
4398c2ecf20Sopenharmony_ci		case FSUBQ: FP_SUB_Q (QR, QA, QB); break;
4408c2ecf20Sopenharmony_ci		/* * */
4418c2ecf20Sopenharmony_ci		case FMULS: FP_MUL_S (SR, SA, SB); break;
4428c2ecf20Sopenharmony_ci		case FSMULD: FP_CONV (D, S, 1, 1, DA, SA);
4438c2ecf20Sopenharmony_ci			     FP_CONV (D, S, 1, 1, DB, SB);
4448c2ecf20Sopenharmony_ci		case FMULD: FP_MUL_D (DR, DA, DB); break;
4458c2ecf20Sopenharmony_ci		case FDMULQ: FP_CONV (Q, D, 2, 1, QA, DA);
4468c2ecf20Sopenharmony_ci			     FP_CONV (Q, D, 2, 1, QB, DB);
4478c2ecf20Sopenharmony_ci		case FMULQ: FP_MUL_Q (QR, QA, QB); break;
4488c2ecf20Sopenharmony_ci		/* / */
4498c2ecf20Sopenharmony_ci		case FDIVS: FP_DIV_S (SR, SA, SB); break;
4508c2ecf20Sopenharmony_ci		case FDIVD: FP_DIV_D (DR, DA, DB); break;
4518c2ecf20Sopenharmony_ci		case FDIVQ: FP_DIV_Q (QR, QA, QB); break;
4528c2ecf20Sopenharmony_ci		/* sqrt */
4538c2ecf20Sopenharmony_ci		case FSQRTS: FP_SQRT_S (SR, SB); break;
4548c2ecf20Sopenharmony_ci		case FSQRTD: FP_SQRT_D (DR, DB); break;
4558c2ecf20Sopenharmony_ci		case FSQRTQ: FP_SQRT_Q (QR, QB); break;
4568c2ecf20Sopenharmony_ci		/* mov */
4578c2ecf20Sopenharmony_ci		case FMOVQ: rd->q[0] = rs2->q[0]; rd->q[1] = rs2->q[1]; break;
4588c2ecf20Sopenharmony_ci		case FABSQ: rd->q[0] = rs2->q[0] & 0x7fffffffffffffffUL; rd->q[1] = rs2->q[1]; break;
4598c2ecf20Sopenharmony_ci		case FNEGQ: rd->q[0] = rs2->q[0] ^ 0x8000000000000000UL; rd->q[1] = rs2->q[1]; break;
4608c2ecf20Sopenharmony_ci		/* float to int */
4618c2ecf20Sopenharmony_ci		case FSTOI: FP_TO_INT_S (IR, SB, 32, 1); break;
4628c2ecf20Sopenharmony_ci		case FDTOI: FP_TO_INT_D (IR, DB, 32, 1); break;
4638c2ecf20Sopenharmony_ci		case FQTOI: FP_TO_INT_Q (IR, QB, 32, 1); break;
4648c2ecf20Sopenharmony_ci		case FSTOX: FP_TO_INT_S (XR, SB, 64, 1); break;
4658c2ecf20Sopenharmony_ci		case FDTOX: FP_TO_INT_D (XR, DB, 64, 1); break;
4668c2ecf20Sopenharmony_ci		case FQTOX: FP_TO_INT_Q (XR, QB, 64, 1); break;
4678c2ecf20Sopenharmony_ci		/* int to float */
4688c2ecf20Sopenharmony_ci		case FITOQ: IR = rs2->s; FP_FROM_INT_Q (QR, IR, 32, int); break;
4698c2ecf20Sopenharmony_ci		case FXTOQ: XR = rs2->d; FP_FROM_INT_Q (QR, XR, 64, long); break;
4708c2ecf20Sopenharmony_ci		/* Only Ultra-III generates these */
4718c2ecf20Sopenharmony_ci		case FXTOS: XR = rs2->d; FP_FROM_INT_S (SR, XR, 64, long); break;
4728c2ecf20Sopenharmony_ci		case FXTOD: XR = rs2->d; FP_FROM_INT_D (DR, XR, 64, long); break;
4738c2ecf20Sopenharmony_ci#if 0		/* Optimized inline in sparc64/kernel/entry.S */
4748c2ecf20Sopenharmony_ci		case FITOS: IR = rs2->s; FP_FROM_INT_S (SR, IR, 32, int); break;
4758c2ecf20Sopenharmony_ci#endif
4768c2ecf20Sopenharmony_ci		case FITOD: IR = rs2->s; FP_FROM_INT_D (DR, IR, 32, int); break;
4778c2ecf20Sopenharmony_ci		/* float to float */
4788c2ecf20Sopenharmony_ci		case FSTOD: FP_CONV (D, S, 1, 1, DR, SB); break;
4798c2ecf20Sopenharmony_ci		case FSTOQ: FP_CONV (Q, S, 2, 1, QR, SB); break;
4808c2ecf20Sopenharmony_ci		case FDTOQ: FP_CONV (Q, D, 2, 1, QR, DB); break;
4818c2ecf20Sopenharmony_ci		case FDTOS: FP_CONV (S, D, 1, 1, SR, DB); break;
4828c2ecf20Sopenharmony_ci		case FQTOS: FP_CONV (S, Q, 1, 2, SR, QB); break;
4838c2ecf20Sopenharmony_ci		case FQTOD: FP_CONV (D, Q, 1, 2, DR, QB); break;
4848c2ecf20Sopenharmony_ci		/* comparison */
4858c2ecf20Sopenharmony_ci		case FCMPQ:
4868c2ecf20Sopenharmony_ci		case FCMPEQ:
4878c2ecf20Sopenharmony_ci			FP_CMP_Q(XR, QB, QA, 3);
4888c2ecf20Sopenharmony_ci			if (XR == 3 &&
4898c2ecf20Sopenharmony_ci			    (((insn >> 5) & 0x1ff) == FCMPEQ ||
4908c2ecf20Sopenharmony_ci			     FP_ISSIGNAN_Q(QA) ||
4918c2ecf20Sopenharmony_ci			     FP_ISSIGNAN_Q(QB)))
4928c2ecf20Sopenharmony_ci				FP_SET_EXCEPTION (FP_EX_INVALID);
4938c2ecf20Sopenharmony_ci		}
4948c2ecf20Sopenharmony_ci		if (!FP_INHIBIT_RESULTS) {
4958c2ecf20Sopenharmony_ci			switch ((type >> 6) & 0x7) {
4968c2ecf20Sopenharmony_ci			case 0: xfsr = current_thread_info()->xfsr[0];
4978c2ecf20Sopenharmony_ci				if (XR == -1) XR = 2;
4988c2ecf20Sopenharmony_ci				switch (freg & 3) {
4998c2ecf20Sopenharmony_ci				/* fcc0, 1, 2, 3 */
5008c2ecf20Sopenharmony_ci				case 0: xfsr &= ~0xc00; xfsr |= (XR << 10); break;
5018c2ecf20Sopenharmony_ci				case 1: xfsr &= ~0x300000000UL; xfsr |= (XR << 32); break;
5028c2ecf20Sopenharmony_ci				case 2: xfsr &= ~0xc00000000UL; xfsr |= (XR << 34); break;
5038c2ecf20Sopenharmony_ci				case 3: xfsr &= ~0x3000000000UL; xfsr |= (XR << 36); break;
5048c2ecf20Sopenharmony_ci				}
5058c2ecf20Sopenharmony_ci				current_thread_info()->xfsr[0] = xfsr;
5068c2ecf20Sopenharmony_ci				break;
5078c2ecf20Sopenharmony_ci			case 1: rd->s = IR; break;
5088c2ecf20Sopenharmony_ci			case 2: rd->d = XR; break;
5098c2ecf20Sopenharmony_ci			case 5: FP_PACK_SP (rd, SR); break;
5108c2ecf20Sopenharmony_ci			case 6: FP_PACK_DP (rd, DR); break;
5118c2ecf20Sopenharmony_ci			case 7: FP_PACK_QP (rd, QR); break;
5128c2ecf20Sopenharmony_ci			}
5138c2ecf20Sopenharmony_ci		}
5148c2ecf20Sopenharmony_ci
5158c2ecf20Sopenharmony_ci		if(_fex != 0)
5168c2ecf20Sopenharmony_ci			return record_exception(regs, _fex);
5178c2ecf20Sopenharmony_ci
5188c2ecf20Sopenharmony_ci		/* Success and no exceptions detected. */
5198c2ecf20Sopenharmony_ci		current_thread_info()->xfsr[0] &= ~(FSR_CEXC_MASK);
5208c2ecf20Sopenharmony_ci		regs->tpc = regs->tnpc;
5218c2ecf20Sopenharmony_ci		regs->tnpc += 4;
5228c2ecf20Sopenharmony_ci		return 1;
5238c2ecf20Sopenharmony_ci	}
5248c2ecf20Sopenharmony_cierr:	return 0;
5258c2ecf20Sopenharmony_ci}
526