18c2ecf20Sopenharmony_ci# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
28c2ecf20Sopenharmony_ci%YAML 1.2
38c2ecf20Sopenharmony_ci---
48c2ecf20Sopenharmony_ci$id: "http://devicetree.org/schemas/phy/qcom,usb-ss.yaml#"
58c2ecf20Sopenharmony_ci$schema: "http://devicetree.org/meta-schemas/core.yaml#"
68c2ecf20Sopenharmony_ci
78c2ecf20Sopenharmony_cititle: Qualcomm Synopsys 1.0.0 SuperSpeed USB PHY
88c2ecf20Sopenharmony_ci
98c2ecf20Sopenharmony_cimaintainers:
108c2ecf20Sopenharmony_ci  - Bryan O'Donoghue <bryan.odonoghue@linaro.org>
118c2ecf20Sopenharmony_ci
128c2ecf20Sopenharmony_cidescription: |
138c2ecf20Sopenharmony_ci  Qualcomm Synopsys 1.0.0 SuperSpeed USB PHY
148c2ecf20Sopenharmony_ci
158c2ecf20Sopenharmony_ciproperties:
168c2ecf20Sopenharmony_ci  compatible:
178c2ecf20Sopenharmony_ci    enum:
188c2ecf20Sopenharmony_ci      - qcom,usb-ss-28nm-phy
198c2ecf20Sopenharmony_ci
208c2ecf20Sopenharmony_ci  reg:
218c2ecf20Sopenharmony_ci    maxItems: 1
228c2ecf20Sopenharmony_ci
238c2ecf20Sopenharmony_ci  "#phy-cells":
248c2ecf20Sopenharmony_ci    const: 0
258c2ecf20Sopenharmony_ci
268c2ecf20Sopenharmony_ci  clocks:
278c2ecf20Sopenharmony_ci    items:
288c2ecf20Sopenharmony_ci      - description: rpmcc clock
298c2ecf20Sopenharmony_ci      - description: PHY AHB clock
308c2ecf20Sopenharmony_ci      - description: SuperSpeed pipe clock
318c2ecf20Sopenharmony_ci
328c2ecf20Sopenharmony_ci  clock-names:
338c2ecf20Sopenharmony_ci    items:
348c2ecf20Sopenharmony_ci      - const: ref
358c2ecf20Sopenharmony_ci      - const: ahb
368c2ecf20Sopenharmony_ci      - const: pipe
378c2ecf20Sopenharmony_ci
388c2ecf20Sopenharmony_ci  vdd-supply:
398c2ecf20Sopenharmony_ci    description: phandle to the regulator VDD supply node.
408c2ecf20Sopenharmony_ci
418c2ecf20Sopenharmony_ci  vdda1p8-supply:
428c2ecf20Sopenharmony_ci    description: phandle to the regulator 1.8V supply node.
438c2ecf20Sopenharmony_ci
448c2ecf20Sopenharmony_ci  resets:
458c2ecf20Sopenharmony_ci    items:
468c2ecf20Sopenharmony_ci      - description: COM reset
478c2ecf20Sopenharmony_ci      - description: PHY reset line
488c2ecf20Sopenharmony_ci
498c2ecf20Sopenharmony_ci  reset-names:
508c2ecf20Sopenharmony_ci    items:
518c2ecf20Sopenharmony_ci      - const: com
528c2ecf20Sopenharmony_ci      - const: phy
538c2ecf20Sopenharmony_ci
548c2ecf20Sopenharmony_cirequired:
558c2ecf20Sopenharmony_ci  - compatible
568c2ecf20Sopenharmony_ci  - reg
578c2ecf20Sopenharmony_ci  - "#phy-cells"
588c2ecf20Sopenharmony_ci  - clocks
598c2ecf20Sopenharmony_ci  - clock-names
608c2ecf20Sopenharmony_ci  - vdd-supply
618c2ecf20Sopenharmony_ci  - vdda1p8-supply
628c2ecf20Sopenharmony_ci
638c2ecf20Sopenharmony_ciadditionalProperties: false
648c2ecf20Sopenharmony_ci
658c2ecf20Sopenharmony_ciexamples:
668c2ecf20Sopenharmony_ci  - |
678c2ecf20Sopenharmony_ci    #include <dt-bindings/clock/qcom,gcc-qcs404.h>
688c2ecf20Sopenharmony_ci    #include <dt-bindings/clock/qcom,rpmcc.h>
698c2ecf20Sopenharmony_ci    usb3_phy: usb3-phy@78000 {
708c2ecf20Sopenharmony_ci        compatible = "qcom,usb-ss-28nm-phy";
718c2ecf20Sopenharmony_ci        reg = <0x78000 0x400>;
728c2ecf20Sopenharmony_ci        #phy-cells = <0>;
738c2ecf20Sopenharmony_ci        clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
748c2ecf20Sopenharmony_ci                 <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
758c2ecf20Sopenharmony_ci                 <&gcc GCC_USB3_PHY_PIPE_CLK>;
768c2ecf20Sopenharmony_ci        clock-names = "ref", "ahb", "pipe";
778c2ecf20Sopenharmony_ci        resets = <&gcc GCC_USB3_PHY_BCR>,
788c2ecf20Sopenharmony_ci                 <&gcc GCC_USB3PHY_PHY_BCR>;
798c2ecf20Sopenharmony_ci        reset-names = "com", "phy";
808c2ecf20Sopenharmony_ci        vdd-supply = <&vreg_l3_1p05>;
818c2ecf20Sopenharmony_ci        vdda1p8-supply = <&vreg_l5_1p8>;
828c2ecf20Sopenharmony_ci    };
838c2ecf20Sopenharmony_ci...
84