Home
last modified time | relevance | path

Searched refs:isKill (Results 1 - 25 of 139) sorted by relevance

123456

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
H A DAVRExpandPseudoInsts.cpp148 bool DstIsKill = MI.getOperand(1).isKill();
149 bool SrcIsKill = MI.getOperand(2).isKill();
181 bool DstIsKill = MI.getOperand(1).isKill(); in expandLogic()
182 bool SrcIsKill = MI.getOperand(2).isKill(); in expandLogic()
227 bool SrcIsKill = MI.getOperand(1).isKill(); in expandLogicImm()
279 bool SrcIsKill = MI.getOperand(1).isKill(); in expand()
331 bool SrcIsKill = MI.getOperand(1).isKill(); in expand()
394 bool DstIsKill = MI.getOperand(1).isKill(); in expand()
424 bool DstIsKill = MI.getOperand(0).isKill(); in expand()
425 bool SrcIsKill = MI.getOperand(1).isKill(); in expand()
[all...]
H A DAVRRelaxMemOperations.cpp112 .addReg(Src.getReg(), getKillRegState(Src.isKill())); in relax()
116 .addReg(Ptr.getReg(), getKillRegState(Ptr.isKill())); in relax()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
H A DMachineInstrBundle.cpp164 if (MO.isKill()) in finalizeBundle()
173 if (MO.isKill()) in finalizeBundle()
223 bool isKill = KilledUseSet.count(Reg); in finalizeBundle() local
225 MIB.addReg(Reg, getKillRegState(isKill) | getUndefRegState(isUndef) | in finalizeBundle()
341 if (MO.isKill()) in AnalyzePhysRegInBundle()
H A DTwoAddressInstructionPass.cpp266 if (!UseMO.isKill()) in sink3AddrInstruction()
308 if (MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS))) { in sink3AddrInstruction()
920 if (MOReg != Reg && (MO.isKill() || in rescheduleMIBelowKill()
972 bool isKill = in rescheduleMIBelowKill()
973 MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS)); in rescheduleMIBelowKill()
974 if (MOReg != Reg && ((isKill && regOverlapsSet(Uses, MOReg, TRI)) || in rescheduleMIBelowKill()
978 if (MOReg == Reg && !isKill) in rescheduleMIBelowKill()
1101 bool isKill = MO.isKill() || (LIS && isPlainlyKilled(KillMI, MOReg, LIS)); in rescheduleKillAboveMI()
1102 if (MOReg == Reg && !isKill) in rescheduleKillAboveMI()
1826 bool isKill = UseMO.isKill(); eliminateRegSequence() local
[all...]
H A DExpandPostRAPseudos.cpp121 MI->getOperand(2).isKill()); in LowerSubregToReg()
167 DstMO.getReg(), SrcMO.getReg(), SrcMO.isKill()); in LowerCopy()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
H A DPPCVSXFMAMutate.cpp192 if (LIS->getInterval(Reg2).Query(FMAIdx).isKill() in processBlock()
196 } else if (LIS->getInterval(Reg3).Query(FMAIdx).isKill() in processBlock()
225 bool AddRegKill = AddendMI->getOperand(1).isKill(); in processBlock()
226 bool KilledProdRegKill = MI.getOperand(KilledProdOp).isKill(); in processBlock()
227 bool OtherProdRegKill = MI.getOperand(OtherProdOp).isKill(); in processBlock()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
H A DMipsInstrInfo.h114 unsigned SrcReg, bool isKill, int FrameIndex,
117 storeRegToStack(MBB, MBBI, SrcReg, isKill, FrameIndex, RC, TRI, 0);
130 unsigned SrcReg, bool isKill, int FrameIndex,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.cpp396 unsigned SrcReg, bool isKill, int FI, in storeRegToStackSlot()
411 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
414 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
417 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
420 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
423 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
428 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
395 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool isKill, int FI, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const storeRegToStackSlot() argument
H A DSparcInstrInfo.h89 unsigned SrcReg, bool isKill, int FrameIndex,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.cpp38 unsigned SrcReg, bool isKill, int FrameIdx, in storeRegToStackSlot()
54 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
58 .addReg(SrcReg, getKillRegState(isKill)).addMemOperand(MMO); in storeRegToStackSlot()
36 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIdx, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const storeRegToStackSlot() argument
H A DMSP430InstrInfo.h44 unsigned SrcReg, bool isKill,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
H A DMachineOperand.h388 bool isKill() const { in isKill() function
711 /// for liveness related flags (isKill, isUndef and isDead). Note that this
754 bool isKill = false, bool isDead = false,
780 bool isKill = false, bool isDead = false,
787 assert(!(isKill && isDef) && "Kill flag on def");
791 Op.IsDeadOrKill = isKill | isDead;
H A DMachineInstr.h1083 bool isKill() const { return getOpcode() == TargetOpcode::KILL; }
1244 /// that kills the register if isKill is true.
1245 int findRegisterUseOperandIdx(Register Reg, bool isKill = false,
1250 MachineOperand *findRegisterUseOperand(Register Reg, bool isKill = false,
1252 int Idx = findRegisterUseOperandIdx(Reg, isKill, TRI);
1257 Register Reg, bool isKill = false,
1260 findRegisterUseOperand(Reg, isKill, TRI);
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/
H A DXCoreRegisterInfo.cpp77 .addReg(Reg, getKillRegState(MI.getOperand(0).isKill())) in InsertFPImmInst()
113 .addReg(Reg, getKillRegState(MI.getOperand(0).isKill())) in InsertFPConstInst()
147 .addReg(Reg, getKillRegState(MI.getOperand(0).isKill())) in InsertSPImmInst()
190 .addReg(Reg, getKillRegState(MI.getOperand(0).isKill())) in InsertSPConstInst()
H A DXCoreInstrInfo.h71 unsigned SrcReg, bool isKill, int FrameIndex,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
H A DThumb1InstrInfo.h45 unsigned SrcReg, bool isKill, int FrameIndex,
H A DThumb1InstrInfo.cpp79 unsigned SrcReg, bool isKill, int FI, in storeRegToStackSlot()
97 .addReg(SrcReg, getKillRegState(isKill)) in storeRegToStackSlot()
78 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool isKill, int FI, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const storeRegToStackSlot() argument
H A DThumb2InstrInfo.h47 unsigned SrcReg, bool isKill, int FrameIndex,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
H A DX86InstrBuilder.h158 unsigned Reg, bool isKill, int Offset) { in addRegOffset()
159 return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset); in addRegOffset()
157 addRegOffset(const MachineInstrBuilder &MIB, unsigned Reg, bool isKill, int Offset) addRegOffset() argument
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/
H A DBPFInstrInfo.h40 bool isKill, int FrameIndex,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
H A DAArch64SIMDInstrOpt.cpp431 unsigned Src0IsKill = getKillRegState(MI.getOperand(1).isKill()); in optimizeVectElement()
433 unsigned Src1IsKill = getKillRegState(MI.getOperand(2).isKill()); in optimizeVectElement()
439 unsigned Src2IsKill = getKillRegState(MI.getOperand(3).isKill()); in optimizeVectElement()
639 StRegKill[i] = getKillRegState(DefiningMI->getOperand(2*i+1).isKill()); in processSeqRegInst()
H A DAArch64AdvSIMDScalarPass.cpp310 KillSrc0 = MOSrc0->isKill(); in transformInstruction()
329 KillSrc1 = MOSrc1->isKill(); in transformInstruction()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
H A DHexagonCopyToCombine.cpp240 if (!Op.isReg() || Op.getReg() != RegNotKilled || !Op.isKill()) in removeKillInfo()
762 unsigned LoRegKillFlag = getKillRegState(LoOperand.isKill()); in emitCombineIR()
809 unsigned HiRegKillFlag = getKillRegState(HiOperand.isKill()); in emitCombineRI()
858 unsigned LoRegKillFlag = getKillRegState(LoOperand.isKill()); in emitCombineRR()
859 unsigned HiRegKillFlag = getKillRegState(HiOperand.isKill()); in emitCombineRR()
H A DHexagonNewValueJump.cpp524 // if(!jmpInstr->getOperand(0).isKill()) break; in runOnMachineFunction()
660 if (!Op.isReg() || !Op.isUse() || !Op.isKill()) in runOnMachineFunction()
707 cmpInstr->getOperand(0).isKill()) in runOnMachineFunction()
710 cmpInstr->getOperand(1).isKill()) in runOnMachineFunction()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
H A DARCInstrInfo.h72 bool isKill, int FrameIndex,

Completed in 21 milliseconds

123456