Searched refs:vform_src (Results 1 - 4 of 4) sorted by relevance
| /third_party/vixl/src/aarch64/ |
| H A D | logic-aarch64.cc | 937 VectorFormat vform_src = VectorFormatHalfWidth(vform); in pmull() local
941 PolynomialMult(src1.Uint(vform_src, i), in pmull()
942 src2.Uint(vform_src, i), in pmull()
943 LaneSizeInBitsFromFormat(vform_src))); in pmull()
954 VectorFormat vform_src = VectorFormatHalfWidthDoubleLanes(vform); in pmull2() local
960 PolynomialMult(src1.Uint(vform_src, lane_count + i), in pmull2()
961 src2.Uint(vform_src, lane_count + i), in pmull2()
962 LaneSizeInBitsFromFormat(vform_src))); in pmull2()
3201 VectorFormat vform_src = VectorFormatDoubleWidth(vform);
3203 LogicVRegister shifted_src = ushr(vform_src, tem
[all...] |
| H A D | disasm-aarch64.cc | 2476 VectorFormat vform_src = nfd.GetVectorFormat(1); in Disassembler() local
2477 if ((vform_src == kFormat2S) || (vform_src == kFormat2D)) { in Disassembler()
|
| H A D | simulator-aarch64.cc | 2870 VectorFormat vform_src = instr->GetSVEVectorFormat(); in Simulator() local
2871 if (vform_src == kFormatVnB) { in Simulator()
2874 VectorFormat vform = VectorFormatHalfWidth(vform_src); in Simulator()
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-logic-arm64.cc | 938 VectorFormat vform_src = VectorFormatHalfWidth(vform); in pmull() local
943 PolynomialMult(src1.Uint(vform_src, i), src2.Uint(vform_src, i))); in pmull()
951 VectorFormat vform_src = VectorFormatHalfWidthDoubleLanes(vform); in pmull2() local
956 PolynomialMult(src1.Uint(vform_src, lane_count + i), in pmull2()
957 src2.Uint(vform_src, lane_count + i))); in pmull2()
2111 VectorFormat vform_src = VectorFormatDoubleWidth(vform); in shrn() local
2113 LogicVRegister shifted_src = ushr(vform_src, temp, src, shift); in shrn()
|
Completed in 42 milliseconds