Home
last modified time | relevance | path

Searched refs:vReg (Results 1 - 1 of 1) sorted by relevance

/third_party/node/deps/v8/src/execution/riscv64/
H A Dsimulator-riscv64.h713 T& Rvvelt(reg_t vReg, uint64_t n, bool is_write = false) { in Rvvelt() argument
717 vReg += n / elts_per_reg; in Rvvelt()
720 vReg * (rvv_vlen() >> 3)); in Rvvelt()

Completed in 3 milliseconds