/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/ |
H A D | MachineValueType.h | 83 v2i16 = 35, // 2 x i16 336 SimpleTy == MVT::v2i16 || SimpleTy == MVT::v1i32 || in is32BitVector() 461 case v2i16: in getVectorElementType() 638 case v2i16: in getVectorNumElements() 722 case v2i16: in getSizeInBits() 948 if (NumElements == 2) return MVT::v2i16; in getVectorVT()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64TargetTransformInfo.cpp | 335 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i16, 3 }, in getCastInstrCost() 338 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i16, 3 }, in getCastInstrCost() 359 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i16, 4 }, in getCastInstrCost() 362 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i16, 4 }, in getCastInstrCost() 376 { ISD::FP_TO_SINT, MVT::v2i16, MVT::v2f32, 1 }, in getCastInstrCost() 379 { ISD::FP_TO_UINT, MVT::v2i16, MVT::v2f32, 1 }, in getCastInstrCost() 390 { ISD::FP_TO_SINT, MVT::v2i16, MVT::v2f64, 2 }, in getCastInstrCost() 393 { ISD::FP_TO_UINT, MVT::v2i16, MVT::v2f64, 2 }, in getCastInstrCost()
|
H A D | AArch64ISelLowering.cpp | 579 // load, floating-point truncating stores, or v2i32->v2i16 truncating store. in AArch64TargetLowering() 802 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Expand); in AArch64TargetLowering() 2747 case MVT::v2i16: in getExtensionTo64Bits() 10354 // (v4i16 (concat_vectors (v2i16 (truncate (v2i64))), in performConcatVectorsCombine() 10355 // (v2i16 (truncate (v2i64))))) in performConcatVectorsCombine()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 610 VT == MVT::v2i16 || VT == MVT::v2i32 || VT == MVT::v4i8 || in getPostIndexedAddressParts() 872 if (OpTy == MVT::v2i16 || OpTy == MVT::v4i8) { in LowerSETCC() 930 if (OpTy == MVT::v2i16 || OpTy == MVT::v4i8) { in LowerVSELECT() 1324 addRegisterClass(MVT::v2i16, &Hexagon::IntRegsRegClass); in HexagonTargetLowering() 1372 setOperationAction(ISD::SETCC, MVT::v2i16, Custom); in HexagonTargetLowering() 1523 setLoadExtAction(ISD::EXTLOAD, MVT::v2i16, MVT::v2i8, Legal); in HexagonTargetLowering() 1524 setLoadExtAction(ISD::ZEXTLOAD, MVT::v2i16, MVT::v2i8, Legal); in HexagonTargetLowering() 1525 setLoadExtAction(ISD::SEXTLOAD, MVT::v2i16, MVT::v2i8, Legal); in HexagonTargetLowering() 1531 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i16, Legal); in HexagonTargetLowering() 1536 MVT::v8i8, MVT::v2i16, MV in HexagonTargetLowering() [all...] |
H A D | HexagonISelDAGToDAG.cpp | 97 case MVT::v2i16: in SelectIndexedLoad() 487 case MVT::v2i16: in SelectIndexedStore()
|
H A D | HexagonInstrInfo.cpp | 2653 case MVT::v2i16: in isValidAutoIncImm()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | SIISelLowering.cpp | 155 addRegisterClass(MVT::v2i16, &AMDGPU::SReg_32RegClass); in SITargetLowering() 194 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Expand); in SITargetLowering() 232 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i16, Custom); in SITargetLowering() 317 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v2i16, Custom); in SITargetLowering() 322 setOperationAction(ISD::EXTRACT_VECTOR_ELT, MVT::v2i16, Custom); in SITargetLowering() 525 for (MVT VT : {MVT::v2i16, MVT::v2f16, MVT::v4i16, MVT::v4f16}) { in SITargetLowering() 549 setOperationAction(ISD::Constant, MVT::v2i16, Legal); in SITargetLowering() 552 setOperationAction(ISD::UNDEF, MVT::v2i16, Legal); in SITargetLowering() 555 setOperationAction(ISD::STORE, MVT::v2i16, Promote); in SITargetLowering() 556 AddPromotedToType(ISD::STORE, MVT::v2i16, MV in SITargetLowering() [all...] |
H A D | AMDGPUISelLowering.cpp | 141 setLoadExtAction(ISD::EXTLOAD, VT, MVT::v2i16, Expand); in AMDGPUTargetLowering() 142 setLoadExtAction(ISD::SEXTLOAD, VT, MVT::v2i16, Expand); in AMDGPUTargetLowering() 143 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::v2i16, Expand); in AMDGPUTargetLowering() 213 setTruncStoreAction(MVT::v2i64, MVT::v2i16, Expand); in AMDGPUTargetLowering() 3070 isOperationLegal(ISD::BUILD_VECTOR, MVT::v2i16)) { in performShlCombine() 3073 SDValue Vec = DAG.getBuildVector(MVT::v2i16, SL, in performShlCombine()
|
H A D | AMDGPUISelDAGToDAG.cpp | 419 if (VT != MVT::v2i16 && VT != MVT::v2f16) in matchLoadD16FromBuildVector() 918 MVT NewVT = Opc == AMDGPUISD::CVT_PKRTZ_F16_F32 ? MVT::v2f16 : MVT::v2i16; in Select()
|
H A D | R600ISelLowering.cpp | 110 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Custom); in R600TargetLowering() 198 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i16, Expand); in R600TargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMTargetTransformInfo.cpp | 248 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i16, 2 }, in getCastInstrCost() 249 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i16, 2 }, in getCastInstrCost() 280 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i16, 3 }, in getCastInstrCost() 281 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i16, 3 }, in getCastInstrCost() 373 { ISD::SIGN_EXTEND, MVT::v2i64, MVT::v2i16, 10 }, in getCastInstrCost() 374 { ISD::ZERO_EXTEND, MVT::v2i64, MVT::v2i16, 2 }, in getCastInstrCost()
|
H A D | ARMISelLowering.cpp | 927 for (MVT Ty : {MVT::v8i8, MVT::v4i8, MVT::v2i8, MVT::v4i16, MVT::v2i16, in ARMTargetLowering() 8439 case MVT::v2i16: in getExtensionTo64Bits()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
H A D | MipsSEISelLowering.cpp | 86 MVT::SimpleValueType VecTys[2] = {MVT::v2i16, MVT::v4i8}; in MipsSETargetLowering() 115 setOperationAction(ISD::MUL, MVT::v2i16, Legal); in MipsSETargetLowering() 875 if ((Ty != MVT::v2i16) && (Ty != MVT::v4i8)) in performSHLCombine() 932 if ((Ty != MVT::v2i16) && ((Ty != MVT::v4i8) || !Subtarget.hasDSPR2())) in performSRACombine() 944 if (((Ty != MVT::v2i16) || !Subtarget.hasDSPR2()) && (Ty != MVT::v4i8)) in performSRLCombine() 951 bool IsV216 = (Ty == MVT::v2i16); in isLegalDSPCondCode() 971 if ((Ty != MVT::v2i16) && (Ty != MVT::v4i8)) in performSETCCCombine() 984 if (Ty == MVT::v2i16 || Ty == MVT::v4i8) { in performVSELECTCombine()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86TargetTransformInfo.cpp | 1375 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i16, 5 }, in getCastInstrCost() 1584 { ISD::FP_TO_SINT, MVT::v2i16, MVT::v2f64, 2 }, in getCastInstrCost() 1619 { ISD::TRUNCATE, MVT::v2i8, MVT::v2i16, 2 }, // PAND+PACKUSWB in getCastInstrCost() 1624 { ISD::TRUNCATE, MVT::v2i16, MVT::v2i32, 1 }, in getCastInstrCost() 1632 { ISD::TRUNCATE, MVT::v2i16, MVT::v2i64, 2 }, // PSHUFD+PSHUFLW in getCastInstrCost() 2577 { ISD::ADD, MVT::v2i16, 3 }, // FIXME: chosen to be less than v4i16 in getArithmeticReductionCost() 2607 { ISD::ADD, MVT::v2i16, 2 }, // The data reported by the IACA tool is "4.3". in getArithmeticReductionCost()
|
H A D | X86ISelLowering.cpp | 877 MVT::v2i16, MVT::v4i16, MVT::v2i32 }) { in X86TargetLowering() 972 for (auto VT : {MVT::v2i8, MVT::v4i8, MVT::v8i8, MVT::v2i16, MVT::v4i16}) { in X86TargetLowering() 1024 setOperationAction(ISD::TRUNCATE, MVT::v2i16, Custom); in X86TargetLowering() 1112 setLoadExtAction(LoadExtOp, MVT::v2i64, MVT::v2i16, Legal); in X86TargetLowering() 1872 setTruncStoreAction(MVT::v2i64, MVT::v2i16, Legal); in X86TargetLowering() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
H A D | ValueTypes.cpp | 180 case MVT::v2i16: return VectorType::get(Type::getInt16Ty(Context), 2); in getTypeForEVT()
|
/third_party/mesa3d/src/amd/llvm/ |
H A D | ac_llvm_build.h | 84 LLVMTypeRef v2i16; member
|
H A D | ac_llvm_build.c | 89 ctx->v2i16 = LLVMVectorType(ctx->i16, 2); in ac_llvm_context_init() 1984 args[2] = LLVMBuildBitCast(ctx->builder, a->out[0], ctx->v2i16, ""); in ac_build_export() 1985 args[3] = LLVMBuildBitCast(ctx->builder, a->out[1], ctx->v2i16, ""); in ac_build_export() 1989 ac_build_intrinsic(ctx, "llvm.amdgcn.exp.compr.v2i16", ctx->voidt, args, 6, 0); in ac_build_export() 2352 LLVMValueRef res = ac_build_intrinsic(ctx, "llvm.amdgcn.cvt.pknorm.i16", ctx->v2i16, args, 2, in ac_build_cvt_pknorm_i16() 2359 LLVMValueRef res = ac_build_intrinsic(ctx, "llvm.amdgcn.cvt.pknorm.u16", ctx->v2i16, args, 2, in ac_build_cvt_pknorm_u16() 2411 ac_build_intrinsic(ctx, "llvm.amdgcn.cvt.pk.i16", ctx->v2i16, args, 2, AC_FUNC_ATTR_READNONE); in ac_build_cvt_pk_i16() 2433 ac_build_intrinsic(ctx, "llvm.amdgcn.cvt.pk.u16", ctx->v2i16, args, 2, AC_FUNC_ATTR_READNONE); in ac_build_cvt_pk_u16()
|
H A D | ac_nir_to_llvm.c | 1256 ctx->ac.v2i16, ""); in visit_alu() 1260 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0], ctx->ac.v2i16, ""); in visit_alu() 1265 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0], ctx->ac.v2i16, ""); in visit_alu() 1346 src[0] = LLVMBuildBitCast(ctx->ac.builder, src[0], ctx->ac.v2i16, ""); in visit_alu() 1347 src[1] = LLVMBuildBitCast(ctx->ac.builder, src[1], ctx->ac.v2i16, ""); in visit_alu()
|
/third_party/vk-gl-cts/external/vulkancts/modules/vulkan/ray_tracing/ |
H A D | vktRayTracingDataSpillTests.cpp | 1395 using v2i16 = tcu::Vector<deInt16, 2>; 1509 else if (dataType == DataType::INT16) GEN_V2_FILL(v2i16); in fillInputBuffer()
|
/third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/ray_tracing/ |
H A D | vktRayTracingDataSpillTests.cpp | 1395 using v2i16 = tcu::Vector<deInt16, 2>; 1509 else if (dataType == DataType::INT16) GEN_V2_FILL(v2i16); in fillInputBuffer()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 142 case MVT::v2i16: in IsPTXVectorType() 2304 case MVT::v2i16: in LowerSTOREVector() 4795 case MVT::v2i16: in ReplaceLoadVector()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 493 return isVSrcB16() || isLiteralImm(MVT::v2i16); in isVSrcV2B16() 1631 (type == MVT::v2i16)? MVT::i16 : type; in isLiteralImm()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 700 setOperationAction(ISD::TRUNCATE, MVT::v2i16, Custom); in PPCTargetLowering() 873 setOperationAction(ISD::UINT_TO_FP, MVT::v2i16, Custom); in PPCTargetLowering() 877 setOperationAction(ISD::SINT_TO_FP, MVT::v2i16, Custom); in PPCTargetLowering() 963 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i16, Legal); in PPCTargetLowering()
|