| /third_party/ffmpeg/libavcodec/aarch64/ |
| H A D | me_cmp_neon.S | 196 uaba v6.8h, v8.8h, v17.8h // absolute difference accumulate 8..15
|
| /third_party/vixl/test/aarch64/ |
| H A D | test-trace-aarch64.cc | 2182 __ uaba(v31.V16B(), v12.V16B(), v28.V16B()); in GenerateTestSequenceNEON()
2183 __ uaba(v18.V2S(), v5.V2S(), v14.V2S()); in GenerateTestSequenceNEON()
2184 __ uaba(v9.V4H(), v20.V4H(), v21.V4H()); in GenerateTestSequenceNEON()
2185 __ uaba(v6.V4S(), v20.V4S(), v2.V4S()); in GenerateTestSequenceNEON()
2186 __ uaba(v16.V8B(), v12.V8B(), v5.V8B()); in GenerateTestSequenceNEON()
2187 __ uaba(v15.V8H(), v26.V8H(), v30.V8H()); in GenerateTestSequenceNEON()
|
| H A D | test-cpu-features-aarch64.cc | 2448 TEST_NEON(uaba_0, uaba(v0.V8B(), v1.V8B(), v2.V8B()))
2449 TEST_NEON(uaba_1, uaba(v0.V16B(), v1.V16B(), v2.V16B()))
2450 TEST_NEON(uaba_2, uaba(v0.V4H(), v1.V4H(), v2.V4H()))
2451 TEST_NEON(uaba_3, uaba(v0.V8H(), v1.V8H(), v2.V8H()))
2452 TEST_NEON(uaba_4, uaba(v0.V2S(), v1.V2S(), v2.V2S()))
2453 TEST_NEON(uaba_5, uaba(v0.V4S(), v1.V4S(), v2.V4S()))
|
| H A D | test-api-movprfx-aarch64.cc | 2286 __ uaba(z23.VnB(), z22.VnB(), z20.VnB()); in TEST()
3084 __ uaba(z23.VnB(), z22.VnB(), z20.VnB()); in TEST()
3467 __ uaba(z23.VnB(), z22.VnB(), z23.VnB()); in TEST()
|
| H A D | test-disasm-sve-aarch64.cc | 6231 COMPARE(uaba(z23.VnB(), z22.VnB(), z20.VnB()), "uaba z23.b, z22.b, z20.b"); in TEST()
6232 COMPARE(uaba(z23.VnD(), z22.VnD(), z20.VnD()), "uaba z23.d, z22.d, z20.d"); in TEST()
6233 COMPARE(uaba(z23.VnH(), z22.VnH(), z20.VnH()), "uaba z23.h, z22.h, z20.h"); in TEST()
6234 COMPARE(uaba(z23.VnS(), z22.VnS(), z20.VnS()), "uaba z23.s, z22.s, z20.s"); in TEST()
6264 "uaba z12.b, z3.b, z30.b"); in TEST()
6266 "uaba z1 in TEST()
[all...] |
| H A D | test-simulator-aarch64.cc | 4651 DEFINE_TEST_NEON_3SAME_NO2D(uaba, Basic)
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-logic-arm64.cc | 1857 LogicVRegister Simulator::uaba(VectorFormat vform, LogicVRegister dst, in uaba() function in v8::internal::Simulator
2479 uaba(vform, dst, temp1, temp2); in uabal()
2489 uaba(vform, dst, temp1, temp2); in uabal2()
|
| H A D | simulator-arm64.h | 1955 LogicVRegister uaba(VectorFormat vform, LogicVRegister dst,
|
| H A D | simulator-arm64.cc | 4371 uaba(vf, rd, rn, rm);
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.h | 1176 void uaba(const VRegister& vd, const VRegister& vn, const VRegister& vm);
|
| H A D | macro-assembler-arm64.h | 448 V(uaba, Uaba) \
|
| H A D | assembler-arm64.cc | 3089 V(uaba, NEON_UABA, vd.IsVector() && !vd.IsLaneSizeD()) \
|
| /third_party/vixl/src/aarch64/ |
| H A D | macro-assembler-sve-aarch64.cc | 1801 V(Uaba, uaba, AbsoluteDifferenceAccumulate) \
|
| H A D | logic-aarch64.cc | 2328 LogicVRegister Simulator::uaba(VectorFormat vform,
3671 uaba(vform, dst, temp1, temp2);
3683 uaba(vform, dst, temp1, temp2);
|
| H A D | assembler-aarch64.h | 2494 void uaba(const VRegister& vd, const VRegister& vn, const VRegister& vm);
6625 void uaba(const ZRegister& zda, const ZRegister& zn, const ZRegister& zm);
|
| H A D | simulator-aarch64.h | 4264 LogicVRegister uaba(VectorFormat vform,
|
| H A D | simulator-aarch64.cc | 3170 uaba(vform, zda, zn, zm); in Simulator()
7541 uaba(vf, rd, rn, rm); in Simulator()
|
| H A D | assembler-aarch64.cc | 4193 V(uaba, NEON_UABA, vd.IsVector() && !vd.IsLaneSizeD()) \
|
| H A D | assembler-sve-aarch64.cc | 8989 void Assembler::uaba(const ZRegister& zda, in uaba() function in vixl::aarch64::Assembler
|
| H A D | macro-assembler-aarch64.h | 2948 V(uaba, Uaba) \
|