/third_party/vixl/test/aarch64/ |
H A D | test-trace-aarch64.cc | 2130 __ suqadd(b25, b11); in GenerateTestSequenceNEON() 2131 __ suqadd(d13, d1); in GenerateTestSequenceNEON() 2132 __ suqadd(h0, h9); in GenerateTestSequenceNEON() 2133 __ suqadd(s22, s8); in GenerateTestSequenceNEON() 2134 __ suqadd(v24.V16B(), v27.V16B()); in GenerateTestSequenceNEON() 2135 __ suqadd(v26.V2D(), v14.V2D()); in GenerateTestSequenceNEON() 2136 __ suqadd(v7.V2S(), v10.V2S()); in GenerateTestSequenceNEON() 2137 __ suqadd(v25.V4H(), v12.V4H()); in GenerateTestSequenceNEON() 2138 __ suqadd(v4.V4S(), v3.V4S()); in GenerateTestSequenceNEON() 2139 __ suqadd(v1 in GenerateTestSequenceNEON() [all...] |
H A D | test-cpu-features-aarch64.cc | 2391 TEST_NEON(suqadd_0, suqadd(v0.V8B(), v1.V8B())) 2392 TEST_NEON(suqadd_1, suqadd(v0.V16B(), v1.V16B())) 2393 TEST_NEON(suqadd_2, suqadd(v0.V4H(), v1.V4H())) 2394 TEST_NEON(suqadd_3, suqadd(v0.V8H(), v1.V8H())) 2395 TEST_NEON(suqadd_4, suqadd(v0.V2S(), v1.V2S())) 2396 TEST_NEON(suqadd_5, suqadd(v0.V4S(), v1.V4S())) 2397 TEST_NEON(suqadd_6, suqadd(v0.V2D(), v1.V2D())) 2398 TEST_NEON(suqadd_7, suqadd(b0, b1)) 2399 TEST_NEON(suqadd_8, suqadd(h0, h1)) 2400 TEST_NEON(suqadd_9, suqadd(s [all...] |
H A D | test-simulator-aarch64.cc | 4842 DEFINE_TEST_NEON_2SAME(suqadd, Basic) 4908 DEFINE_TEST_NEON_2SAME_SCALAR(suqadd, Basic)
|
H A D | test-api-movprfx-aarch64.cc | 2283 __ suqadd(z26.VnB(), p2.Merging(), z26.VnB(), z28.VnB()); in TEST() 3464 __ suqadd(z26.VnB(), p2.Merging(), z26.VnB(), z26.VnB()); in TEST() 3655 __ suqadd(z26.VnB(), p2.Merging(), z26.VnB(), z28.VnB()); in TEST()
|
H A D | test-disasm-sve-aarch64.cc | 6750 COMPARE(suqadd(z26.VnB(), p2.Merging(), z26.VnB(), z28.VnB()), in TEST() 6751 "suqadd z26.b, p2/m, z26.b, z28.b"); in TEST() 6752 COMPARE(suqadd(z26.VnD(), p2.Merging(), z26.VnD(), z28.VnD()), in TEST() 6753 "suqadd z26.d, p2/m, z26.d, z28.d"); in TEST() 6754 COMPARE(suqadd(z26.VnH(), p2.Merging(), z26.VnH(), z28.VnH()), in TEST() 6755 "suqadd z26.h, p2/m, z26.h, z28.h"); in TEST() 6756 COMPARE(suqadd(z26.VnS(), p2.Merging(), z26.VnS(), z28.VnS()), in TEST() 6757 "suqadd z26.s, p2/m, z26.s, z28.s"); in TEST() 6822 "suqadd z28.b, p0/m, z28.b, z28.b"); in TEST() 6825 "suqadd z2 in TEST() [all...] |
/third_party/node/deps/v8/src/codegen/arm64/ |
H A D | assembler-arm64.h | 508 void suqadd(const VRegister& vd, const VRegister& vn);
|
H A D | macro-assembler-arm64.h | 310 V(suqadd, Suqadd) \
|
H A D | assembler-arm64.cc | 3384 void Assembler::suqadd(const VRegister& vd, const VRegister& vn) { in suqadd() function in v8::internal::Assembler
|
/third_party/vixl/src/aarch64/ |
H A D | macro-assembler-sve-aarch64.cc | 639 V(Suqadd, suqadd) \
|
H A D | assembler-aarch64.h | 2785 void suqadd(const VRegister& vd, const VRegister& vn); 6610 void suqadd(const ZRegister& zd,
|
H A D | simulator-aarch64.cc | 3431 suqadd(vform, result, zdn, zm); in Simulator() 6975 suqadd(vf, rd, rd, rn); in Simulator() 8784 suqadd(vf, rd, rd, rn); in Simulator()
|
H A D | simulator-aarch64.h | 4212 LogicVRegister suqadd(VectorFormat vform,
|
H A D | assembler-aarch64.cc | 4869 void Assembler::suqadd(const VRegister& vd, const VRegister& vn) {
|
H A D | assembler-sve-aarch64.cc | 8944 void Assembler::suqadd(const ZRegister& zd, in suqadd() function in vixl::aarch64::Assembler
|
H A D | logic-aarch64.cc | 2038 LogicVRegister Simulator::suqadd(VectorFormat vform,
|
H A D | macro-assembler-aarch64.h | 3060 V(suqadd, Suqadd) \
|
/third_party/node/deps/v8/src/execution/arm64/ |
H A D | simulator-arm64.h | 1925 LogicVRegister suqadd(VectorFormat vform, LogicVRegister dst,
|
H A D | simulator-arm64.cc | 3945 suqadd(vf, rd, rn); 5376 suqadd(vf, rd, rn);
|
H A D | simulator-logic-arm64.cc | 1654 LogicVRegister Simulator::suqadd(VectorFormat vform, LogicVRegister dst, in suqadd() function in v8::internal::Simulator
|