Home
last modified time | relevance | path

Searched refs:macroAspectRatio (Results 1 - 5 of 5) sorted by relevance

/third_party/mesa3d/src/amd/addrlib/src/r800/
H A Degbaddrlib.cpp814 pTileInfo->macroAspectRatio = PowTwoAlign(pTileInfo->macroAspectRatio, in HwlReduceBankWidthHeight()
920 pTileInfo->macroAspectRatio = PowTwoAlign(pTileInfo->macroAspectRatio, macroAspectAlign); in ComputeSurfaceAlignmentsMacroTiled()
935 pTileInfo->macroAspectRatio; in ComputeSurfaceAlignmentsMacroTiled()
946 pTileInfo->macroAspectRatio; in ComputeSurfaceAlignmentsMacroTiled()
1025 switch (pTileInfo->macroAspectRatio) in SanityCheckMacroTiled()
1040 if (pTileInfo->banks < pTileInfo->macroAspectRatio) in SanityCheckMacroTiled()
1119 bytesPerTile * HwlGetPipes(pTileInfo) * pTileInfo->bankWidth * pTileInfo->macroAspectRatio; in ComputeSurfaceMipLevelTileMode()
1492 (MicroTileWidth * pTileInfo->bankWidth * numPipes) * pTileInfo->macroAspectRatio;
[all...]
H A Dsiaddrlib.cpp250 if (pTileInfo->macroAspectRatio == 1) in ComputeBankEquation()
262 else if (pTileInfo->macroAspectRatio == 2) in ComputeBankEquation()
274 else if (pTileInfo->macroAspectRatio == 4) in ComputeBankEquation()
286 else if (pTileInfo->macroAspectRatio == 8) in ComputeBankEquation()
305 if (pTileInfo->macroAspectRatio == 1) in ComputeBankEquation()
315 else if (pTileInfo->macroAspectRatio == 2) in ComputeBankEquation()
325 else if (pTileInfo->macroAspectRatio == 4) in ComputeBankEquation()
342 if (pTileInfo->macroAspectRatio == 1) in ComputeBankEquation()
349 else if (pTileInfo->macroAspectRatio == 2) in ComputeBankEquation()
366 if (pTileInfo->macroAspectRatio in ComputeBankEquation()
[all...]
H A Dciaddrlib.cpp614 pInfo->macroAspectRatio = 1; in HwlSetupTileCfg()
1648 pCfg->info.macroAspectRatio = 1; in ReadGbTileMode()
1742 pCfg->macroAspectRatio = 1 << gbTileMode.f.alt_macro_tile_aspect; in ReadGbMacroTileCfg()
1748 pCfg->macroAspectRatio = 1 << gbTileMode.f.macro_tile_aspect; in ReadGbMacroTileCfg()
2271 (m_macroTileTable[stencilMacroIndex].macroAspectRatio == in DepthStencilTileCfgMatch()
2272 m_macroTileTable[pOut->macroModeIndex].macroAspectRatio) && in DepthStencilTileCfgMatch()
/third_party/mesa3d/src/amd/addrlib/inc/
H A Daddrinterface.h152 UINT_32 macroAspectRatio : 3; ///< Macro tile aspect ratio member
456 UINT_32 macroAspectRatio; ///< Macro tile aspect ratio. 1-1:1, 2-4:1, 4-16:1, 8-64:1 member
/third_party/mesa3d/src/amd/common/
H A Dac_surface.c916 surf->u.legacy.mtilea = csio->pTileInfo->macroAspectRatio; in gfx6_surface_settings()
1178 AddrTileInfoIn.macroAspectRatio = surf->u.legacy.mtilea; in gfx6_compute_surface()

Completed in 18 milliseconds