Home
last modified time | relevance | path

Searched refs:kFormat2D (Results 1 - 15 of 15) sorted by relevance

/third_party/node/deps/v8/src/codegen/arm64/
H A Dregister-arm64.cc13 DCHECK(vform == kFormat8H || vform == kFormat4S || vform == kFormat2D || in VectorFormatHalfWidth()
20 case kFormat2D: in VectorFormatHalfWidth()
42 return kFormat2D; in VectorFormatDoubleWidth()
70 case kFormat2D: in VectorFormatFillQ()
71 return kFormat2D; in VectorFormatFillQ()
89 case kFormat2D: in VectorFormatHalfWidthDoubleLanes()
189 case kFormat2D: in LaneSizeInBitsFromFormat()
217 case kFormat2D: in LaneSizeInBytesLog2FromFormat()
236 case kFormat2D: in LaneCountFromFormat()
266 case kFormat2D in MaxLaneCountFromFormat()
[all...]
H A Dinstructions-arm64.cc391 kFormat2S, kFormat4S, kFormat1D, kFormat2D, kFormatB, in GetVectorFormat()
H A Dregister-arm64.h283 kFormat2D = NEON_2D, enumerator
H A Dmacro-assembler-arm64.cc3748 VRegister tmp1 = scope.AcquireV(kFormat2D); in TruncateDoubleToI()
3759 VRegister tmp = scope.AcquireV(kFormat2D); in TruncateDoubleToI()
/third_party/vixl/src/aarch64/
H A Dinstructions-aarch64.cc1012 case kFormat2D: in VectorFormatHalfWidth()
1040 return kFormat2D; in VectorFormatDoubleWidth()
1076 case kFormat2D: in VectorFormatFillQ()
1077 return kFormat2D; in VectorFormatFillQ()
1096 case kFormat2D: in VectorFormatHalfWidthDoubleLanes()
1248 case kFormat2D: in RegisterSizeInBitsFromFormat()
1283 case kFormat2D: in LaneSizeInBitsFromFormat()
1323 case kFormat2D: in LaneSizeInBytesLog2FromFormat()
1348 case kFormat2D: in LaneCountFromFormat()
1380 case kFormat2D in MaxLaneCountFromFormat()
[all...]
H A Dinstructions-aarch64.h192 kFormat2D = NEON_2D, enumerator
920 kFormat2D, in GetVectorFormat()
H A Dlogic-aarch64.cc1242 uint64_t dst_val = src.Uint(kFormat2D, 0) + src.Uint(kFormat2D, 1); in addp()
5714 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index);
5736 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index);
5758 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index);
5780 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index);
6012 LogicVRegister srctmp = mov(kFormat2D, tmp, src);
6056 LogicVRegister srctmp = mov(kFormat2D, tmp, src);
H A Dsimulator-aarch64.cc1220 case kFormat2D: in Simulator()
1260 case kFormat2D: in Simulator()
8047 VIXL_ASSERT(vform == kFormat2D); in Simulator()
8483 vf = ((instr->GetNEONLSSize() & 1) == 0) ? kFormat4S : kFormat2D; in Simulator()
8674 vform = q ? kFormat2D : kFormat1D; in Simulator()
8689 vform = kFormat2D; in Simulator()
H A Ddisasm-aarch64.cc2477 if ((vform_src == kFormat2S) || (vform_src == kFormat2D)) { in Disassembler()
2601 if (nfd.GetVectorFormat() == kFormat2D) { in Disassembler()
/third_party/node/deps/v8/src/wasm/baseline/arm64/
H A Dliftoff-assembler-arm64.h1874 tmp = temps.AcquireV(kFormat2D); in emit_f64x2_pmin()
1891 tmp = temps.AcquireV(kFormat2D); in emit_f64x2_pmax()
2077 this, dst.fp().V2D(), lhs.fp().V2D(), rhs.gp(), kFormat2D); in emit_i64x2_shl()
2090 this, dst.fp().V2D(), lhs.fp().V2D(), rhs.gp(), kFormat2D); in emit_i64x2_shr_s()
2095 liftoff::EmitSimdShiftRightImmediate<kFormat2D, liftoff::ShiftSign::kSigned>( in emit_i64x2_shri_s()
2104 this, dst.fp().V2D(), lhs.fp().V2D(), rhs.gp(), kFormat2D); in emit_i64x2_shr_u()
2109 liftoff::EmitSimdShiftRightImmediate<kFormat2D, in emit_i64x2_shri_u()
2127 VRegister tmp1 = temps.AcquireV(kFormat2D); in emit_i64x2_mul()
2128 VRegister tmp2 = temps.AcquireV(kFormat2D); in emit_i64x2_mul()
/third_party/node/deps/v8/src/compiler/backend/arm64/
H A Dcode-generator-arm64.cc1081 kFormat2D); in AssembleArchInstruction() local
1089 kFormat2D); in AssembleArchInstruction() local
1093 kFormat2D); in AssembleArchInstruction() local
1101 kFormat2D); in AssembleArchInstruction() local
1109 kFormat2D); in AssembleArchInstruction() local
2338 f == kFormat2D ? i.OutputRegister64() : i.OutputRegister32(); in AssembleArchInstruction()
2347 f == kFormat2D ? i.InputRegister64(2) : i.InputRegister32(2); in AssembleArchInstruction()
/third_party/node/deps/v8/src/execution/arm64/
H A Dsimulator-logic-arm64.cc1165 uint64_t dst_val = src.Uint(kFormat2D, 0) + src.Uint(kFormat2D, 1); in addp()
1737 srcform = kFormat2D; in ExtractNarrow()
1741 srcform = kFormat2D; in ExtractNarrow()
3675 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmul()
3691 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmla()
3707 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmls()
3724 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmulx()
H A Dsimulator-arm64.cc1261 case kFormat2D:
1286 case kFormat2D:
5077 vf = ((instr->NEONLSSize() & 1) == 0) ? kFormat4S : kFormat2D;
5266 vform = q ? kFormat2D : kFormat1D;
5278 vform = kFormat2D;
/third_party/node/deps/v8/src/diagnostics/arm64/
H A Ddisasm-arm64.cc2241 if (nfd.GetVectorFormat() == kFormat2D) { in VisitNEONCopy()
/third_party/vixl/test/aarch64/
H A Dtest-api-aarch64.cc284 VIXL_CHECK(VRegister(12, kFormat2D).Is(v12.V2D())); in TEST()

Completed in 74 milliseconds