Home
last modified time | relevance | path

Searched refs:imm_s (Results 1 - 10 of 10) sorted by relevance

/third_party/vixl/src/aarch64/
H A Dinstructions-aarch64.cc607 // indicate a failure case. Specifically, where the constraints on imm_s are
612 int32_t imm_s = GetImmSetBits(); in GetImmLogical() local
614 return DecodeImmBitMask(n, imm_s, imm_r, reg_size); in GetImmLogical()
618 // indicate a failure case. Specifically, where the constraints on imm_s are
622 int imm_s = GetSVEImmSetBits(); in GetSVEImmLogical() local
631 return DecodeImmBitMask(n, imm_s, imm_r, lane_size_in_bits); in GetSVEImmLogical()
674 int imm_s = GetSVEImmSetBits(); in GetSVEBitwiseImmLaneSizeInBytesLog2() local
676 (n << SVEImmSetBits_width) | (~imm_s & GetUintMask(SVEImmSetBits_width)); in GetSVEBitwiseImmLaneSizeInBytesLog2()
678 // An lane size is constructed from the n and imm_s bits according to in GetSVEBitwiseImmLaneSizeInBytesLog2()
719 int32_t imm_s, in DecodeImmBitMask()
718 DecodeImmBitMask(int32_t n, int32_t imm_s, int32_t imm_r, int32_t size) const DecodeImmBitMask() argument
[all...]
H A Dassembler-aarch64.cc5893 unsigned n, imm_s, imm_r;
5910 } else if (IsImmLogical(imm, reg_size, &n, &imm_s, &imm_r)) {
5917 imm_s,
6064 unsigned n, imm_s, imm_r;
6065 if (IsImmLogical(immediate, reg_size, &n, &imm_s, &imm_r)) {
6067 LogicalImmediate(rd, rn, n, imm_s, imm_r, op);
6084 unsigned imm_s,
6090 ImmSetBits(imm_s, reg_size) | ImmRotate(imm_r, reg_size) | dest_reg |
6511 // imm_s and imm_r are updated with immediates encoded in the format required
6514 // to by n, imm_s an
[all...]
H A Dinstructions-aarch64.h369 int32_t imm_s,
H A Dmacro-assembler-aarch64.cc946 unsigned n, imm_s, imm_r; in Emit() local
947 if (IsImmLogical(immediate, reg_size, &n, &imm_s, &imm_r)) { in Emit()
949 LogicalImmediate(rd, rn, n, imm_s, imm_r, op); in Emit()
H A Dassembler-sve-aarch64.cc89 unsigned bit_n, imm_s, imm_r; in SVELogicalImmediate() local
92 if (IsImmLogical(imm, lane_size, &bit_n, &imm_s, &imm_r)) { in SVELogicalImmediate()
94 SVEImmSetBits(imm_s, lane_size)); in SVELogicalImmediate()
H A Dassembler-aarch64.h7556 unsigned* imm_s = NULL,
7979 unsigned imm_s,
/third_party/node/deps/v8/src/codegen/arm64/
H A Dinstructions-arm64.cc92 // indicate a failure case. Specifically, where the constraints on imm_s are not
97 int32_t imm_s = ImmSetBits(); in ImmLogical() local
100 // An integer is constructed from the n, imm_s and imm_r bits according to in ImmLogical()
118 if (imm_s == 0x3F) { in ImmLogical()
121 uint64_t bits = (1ULL << (imm_s + 1)) - 1; in ImmLogical()
124 if ((imm_s >> 1) == 0x1F) { in ImmLogical()
128 if ((imm_s & width) == 0) { in ImmLogical()
130 if ((imm_s & mask) == mask) { in ImmLogical()
133 uint64_t bits = (1ULL << ((imm_s & mask) + 1)) - 1; in ImmLogical()
H A Dmacro-assembler-arm64.cc221 unsigned n, imm_s, imm_r; in LogicalMacro() local
222 if (IsImmLogical(immediate, reg_size, &n, &imm_s, &imm_r)) { in LogicalMacro()
224 LogicalImmediate(rd, rn, n, imm_s, imm_r, op); in LogicalMacro()
695 unsigned n, imm_s, imm_r; in TryOneInstrMoveImmediate() local
707 } else if (IsImmLogical(imm, reg_size, &n, &imm_s, &imm_r)) { in TryOneInstrMoveImmediate()
709 LogicalImmediate(dst, AppropriateZeroRegFor(dst), n, imm_s, imm_r, ORR); in TryOneInstrMoveImmediate()
H A Dassembler-arm64.cc3747 unsigned n, imm_s, imm_r; in Logical() local
3748 if (IsImmLogical(immediate, reg_size, &n, &imm_s, &imm_r)) { in Logical()
3750 LogicalImmediate(rd, rn, n, imm_s, imm_r, op); in Logical()
3764 unsigned n, unsigned imm_s, unsigned imm_r, in LogicalImmediate()
3769 ImmSetBits(imm_s, reg_size) | ImmRotate(imm_r, reg_size) | dest_reg | in LogicalImmediate()
4033 // imm_s and imm_r are updated with immediates encoded in the format required
4036 // to by n, imm_s and imm_r are undefined.
4038 unsigned* imm_s, unsigned* imm_r) { in IsImmLogical()
4039 DCHECK((n != nullptr) && (imm_s != nullptr) && (imm_r != nullptr)); in IsImmLogical()
4044 // Logical immediates are encoded using parameters n, imm_s an in IsImmLogical()
3763 LogicalImmediate(const Register& rd, const Register& rn, unsigned n, unsigned imm_s, unsigned imm_r, LogicalOp op) LogicalImmediate() argument
4037 IsImmLogical(uint64_t value, unsigned width, unsigned* n, unsigned* imm_s, unsigned* imm_r) IsImmLogical() argument
[all...]
H A Dassembler-arm64.h2192 unsigned* imm_s, unsigned* imm_r);
2480 unsigned imm_s, unsigned imm_r, LogicalOp op);

Completed in 68 milliseconds