Searched refs:fminv (Results 1 - 17 of 17) sorted by relevance
/third_party/node/deps/v8/src/codegen/arm64/ |
H A D | assembler-arm64.h | 1209 void fminv(const VRegister& vd, const VRegister& vn);
|
H A D | macro-assembler-arm64.h | 278 V(fminv, Fminv) \
|
H A D | assembler-arm64.cc | 2043 V(fminv, NEON_FMINV, vd.Is1S()) \
|
/third_party/node/deps/v8/src/execution/arm64/ |
H A D | simulator-arm64.h | 2166 LogicVRegister fminv(VectorFormat vform, LogicVRegister dst,
|
H A D | simulator-arm64.cc | 4619 fminv(vf, rd, rn);
|
H A D | simulator-logic-arm64.cc | 3650 LogicVRegister Simulator::fminv(VectorFormat vform, LogicVRegister dst, in fminv() function in v8::internal::Simulator
|
/third_party/vixl/src/aarch64/ |
H A D | assembler-aarch64.h | 3061 void fminv(const VRegister& vd, const VRegister& vn); 4338 void fminv(const VRegister& vd, const PRegister& pg, const ZRegister& zn);
|
H A D | simulator-aarch64.cc | 7884 fminv(vf, rd, rn); in Simulator() 7904 fminv(vf, rd, rn); in Simulator() 10544 fn = &Simulator::fminv; in Simulator()
|
H A D | simulator-aarch64.h | 4805 LogicVRegister fminv(VectorFormat vform,
|
H A D | macro-assembler-aarch64.h | 3024 V(fminv, Fminv) \ 4637 fminv(vd, pg, zn); in Fminv()
|
H A D | assembler-aarch64.cc | 5389 V(fminv, NEON_FMINV, NEON_FMINV_H) \
|
H A D | assembler-sve-aarch64.cc | 1386 void Assembler::fminv(const VRegister& vd, in fminv() function in vixl::aarch64::Assembler
|
H A D | logic-aarch64.cc | 5653 LogicVRegister Simulator::fminv(VectorFormat vform,
|
/third_party/vixl/test/aarch64/ |
H A D | test-simulator-aarch64.cc | 4958 DEFINE_TEST_NEON_ACROSS_FP(fminv, Basic)
|
H A D | test-disasm-sve-aarch64.cc | 1554 COMPARE(fminv(h10, p4, z27.VnH()), "fminv h10, p4, z27.h"); in TEST() 1555 COMPARE(fminv(s10, p4, z27.VnS()), "fminv s10, p4, z27.s"); in TEST() 1556 COMPARE(fminv(d10, p4, z27.VnD()), "fminv d10, p4, z27.d"); in TEST()
|
H A D | test-trace-aarch64.cc | 2658 __ fminv(s25, v8.V4S()); in GenerateTestSequenceNEONFP()
|
H A D | test-cpu-features-aarch64.cc | 3278 TEST_FP_NEON(fminv_0, fminv(s0, v1.V4S()))
|
Completed in 138 milliseconds