/third_party/ffmpeg/libavcodec/ |
H A D | vaapi_h264.c | 94 static int dpb_add(DPB *dpb, const H264Picture *pic) in dpb_add() argument 98 if (dpb->size >= dpb->max_size) in dpb_add() 101 for (i = 0; i < dpb->size; i++) { in dpb_add() 102 VAPictureH264 * const va_pic = &dpb->va_pics[i]; in dpb_add() 120 fill_vaapi_pic(&dpb->va_pics[dpb->size++], pic, 0); in dpb_add() 128 DPB dpb; in fill_vaapi_ReferenceFrames() local 131 dpb.size = 0; in fill_vaapi_ReferenceFrames() 132 dpb in fill_vaapi_ReferenceFrames() [all...] |
H A D | nvdec_h264.c | 119 dpb_add(h, &ppc->dpb[dpb_size++], h->short_ref[i], h->short_ref[i]->frame_num); in nvdec_h264_start_frame() 122 dpb_add(h, &ppc->dpb[dpb_size++], h->long_ref[i], i); in nvdec_h264_start_frame() 125 for (i = dpb_size; i < FF_ARRAY_ELEMS(ppc->dpb); i++) in nvdec_h264_start_frame() 126 ppc->dpb[i].PicIdx = -1; in nvdec_h264_start_frame()
|
H A D | hevc_refs.c | 243 int dpb = 0; in ff_hevc_bump_frame() local 252 dpb++; in ff_hevc_bump_frame() 256 if (s->ps.sps && dpb >= s->ps.sps->temporal_layer[s->ps.sps->max_sub_layers - 1].max_dec_pic_buffering) { in ff_hevc_bump_frame() 277 dpb--; in ff_hevc_bump_frame()
|
H A D | vaapi_encode_h264.c | 739 hn = prev->dpb[i]->priv_data; in vaapi_encode_h264_default_ref_pic_list() 750 rpl0[j] = prev->dpb[i]; in vaapi_encode_h264_default_ref_pic_list() 766 rpl0[j] = prev->dpb[i]; in vaapi_encode_h264_default_ref_pic_list() 781 rpl1[j] = prev->dpb[i]; in vaapi_encode_h264_default_ref_pic_list() 871 if (prev->dpb[i] == pic->dpb[j]) in vaapi_encode_h264_init_slice_params() 875 discard_list[discard] = prev->dpb[i]; in vaapi_encode_h264_init_slice_params()
|
H A D | vaapi_encode.h | 114 struct VAAPIEncodePicture *dpb[MAX_DPB_SIZE]; member
|
H A D | vaapi_encode.c | 810 pic->dpb[pic->nb_dpb_pics++] = target; in vaapi_encode_add_ref() 840 av_assert0(pic->dpb[i]); in vaapi_encode_remove_refs() 841 --pic->dpb[i]->ref_count[level]; in vaapi_encode_remove_refs() 842 av_assert0(pic->dpb[i]->ref_count[level] >= 0); in vaapi_encode_remove_refs()
|
H A D | vaapi_encode_h265.c | 1005 if (pic->dpb[i] == pic) in vaapi_encode_h265_init_slice_params() 1008 if (pic->dpb[i] == pic->refs[j]) in vaapi_encode_h265_init_slice_params() 1013 strp = pic->dpb[i]->priv_data; in vaapi_encode_h265_init_slice_params()
|
H A D | libx264.c | 751 x4->params.i_frame_reference = av_clip(x264_levels[i].dpb / mbn / scale, 1, x4->params.i_frame_reference); in X264_init()
|
/third_party/mesa3d/src/gallium/drivers/radeonsi/ |
H A D | radeon_vce.c | 136 * get number of cpbs based on dpb 142 unsigned dpb; in get_cpb_num() local 146 dpb = 396; in get_cpb_num() 149 dpb = 900; in get_cpb_num() 154 dpb = 2376; in get_cpb_num() 157 dpb = 4752; in get_cpb_num() 161 dpb = 8100; in get_cpb_num() 164 dpb = 18000; in get_cpb_num() 167 dpb = 20480; in get_cpb_num() 171 dpb in get_cpb_num() [all...] |
H A D | radeon_uvd_enc.c | 124 unsigned dpb; in get_cpb_num() local 128 dpb = 36864; in get_cpb_num() 132 dpb = 122880; in get_cpb_num() 136 dpb = 245760; in get_cpb_num() 140 dpb = 552960; in get_cpb_num() 144 dpb = 983040; in get_cpb_num() 149 dpb = 2228224; in get_cpb_num() 155 dpb = 8912896; in get_cpb_num() 162 dpb = 35651584; in get_cpb_num() 166 return MIN2(dpb / ( in get_cpb_num() [all...] |
H A D | radeon_vcn_enc.c | 247 unsigned dpb; in get_cpb_num() local 251 dpb = 396; in get_cpb_num() 254 dpb = 900; in get_cpb_num() 259 dpb = 2376; in get_cpb_num() 262 dpb = 4752; in get_cpb_num() 266 dpb = 8100; in get_cpb_num() 269 dpb = 18000; in get_cpb_num() 272 dpb = 20480; in get_cpb_num() 276 dpb = 32768; in get_cpb_num() 279 dpb in get_cpb_num() [all...] |
H A D | radeon_vcn_dec.h | 41 struct rvid_buffer dpb; member 71 struct rvid_buffer dpb; member
|
H A D | radeon_vcn_dec.c | 1594 struct rvcn_dec_dynamic_dpb_t2 *dpb = NULL, *dummy = NULL; in rvcn_dec_dynamic_dpb_t2_message() local 1611 addr = dec->ws->buffer_get_virtual_address(d->dpb.res->buf); in rvcn_dec_dynamic_dpb_t2_message() 1614 addr = dec->ws->buffer_get_virtual_address(dummy->dpb.res->buf); in rvcn_dec_dynamic_dpb_t2_message() 1623 if (d->dpb.res->b.b.width0 * d->dpb.res->b.b.height0 != size) { in rvcn_dec_dynamic_dpb_t2_message() 1633 if (d->dpb.res->b.b.width0 * d->dpb.res->b.b.height0 == size && d->index == dec->ref_codec.index) { in rvcn_dec_dynamic_dpb_t2_message() 1634 dpb = d; in rvcn_dec_dynamic_dpb_t2_message() 1639 if (!dpb) { in rvcn_dec_dynamic_dpb_t2_message() 1643 dpb in rvcn_dec_dynamic_dpb_t2_message() [all...] |
H A D | radeon_vcn_enc_1_2.c | 1320 if (enc->dpb[i].frame_num == frame_num && enc->dpb[i].in_use) in find_short_ref_idx() 1329 if (!enc->dpb[i].in_use) { in get_picture_storage() 1330 memset(&(enc->dpb[i]), 0, sizeof(rvcn_enc_picture_info_t)); in get_picture_storage() 1339 if (enc->dpb[i].frame_num < oldest_frame_num) { in get_picture_storage() 1340 oldest_frame_num = enc->dpb[i].frame_num; in get_picture_storage() 1345 enc->dpb[oldest_idx].in_use = FALSE; in get_picture_storage() 1357 memset(&(enc->dpb[i]), 0, sizeof(rvcn_enc_picture_info_t)); in manage_dpb_before_encode() 1366 enc->dpb[current_pic_idx].in_use = TRUE; in manage_dpb_before_encode() 1368 enc->dpb[current_pic_id in manage_dpb_before_encode() [all...] |
H A D | radeon_uvd.c | 82 struct rvid_buffer dpb; member 338 // always align them to MB size for dpb calculation in calc_dpb_size() 993 si_vid_destroy_buffer(&dec->dpb); in ruvd_destroy() 1116 if (dec->dpb.res) in ruvd_end_frame() 1117 dec->msg->body.decode.dpb_size = dec->dpb.res->buf->size; in ruvd_end_frame() 1184 if (dec->dpb.res) in ruvd_end_frame() 1185 send_cmd(dec, RUVD_CMD_DPB_BUFFER, dec->dpb.res->buf, 0, RADEON_USAGE_READWRITE, in ruvd_end_frame() 1304 if (!si_vid_create_buffer(dec->screen, &dec->dpb, dpb_size, PIPE_USAGE_DEFAULT)) { in si_common_uvd_create_decoder() 1305 RVID_ERR("Can't allocated dpb.\n"); in si_common_uvd_create_decoder() 1308 si_vid_clear_buffer(context, &dec->dpb); in si_common_uvd_create_decoder() [all...] |
H A D | radeon_vcn_enc.h | 584 rvcn_enc_picture_info_t dpb[RENCODE_MAX_NUM_RECONSTRUCTED_PICTURES]; member
|
/third_party/mesa3d/src/gallium/drivers/r600/ |
H A D | radeon_vce.c | 149 * get number of cpbs based on dpb 155 unsigned dpb; in get_cpb_num() local 159 dpb = 396; in get_cpb_num() 162 dpb = 900; in get_cpb_num() 167 dpb = 2376; in get_cpb_num() 170 dpb = 4752; in get_cpb_num() 174 dpb = 8100; in get_cpb_num() 177 dpb = 18000; in get_cpb_num() 180 dpb = 20480; in get_cpb_num() 184 dpb in get_cpb_num() [all...] |
H A D | radeon_uvd.c | 90 struct rvid_buffer dpb; member 240 // always align them to MB size for dpb calculation in calc_dpb_size() 819 rvid_destroy_buffer(&dec->dpb); in ruvd_destroy() 962 if (dec->dpb.res) in ruvd_end_frame() 963 dec->msg->body.decode.dpb_size = dec->dpb.res->buf->size; in ruvd_end_frame() 1002 if (dec->dpb.res) in ruvd_end_frame() 1003 send_cmd(dec, RUVD_CMD_DPB_BUFFER, dec->dpb.res->buf, 0, in ruvd_end_frame() 1124 if (!rvid_create_buffer(dec->screen, &dec->dpb, dpb_size, PIPE_USAGE_DEFAULT)) { in ruvd_create_decoder() 1125 RVID_ERR("Can't allocated dpb.\n"); in ruvd_create_decoder() 1128 rvid_clear_buffer(context, &dec->dpb); in ruvd_create_decoder() [all...] |
/third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/video/ |
H A D | extNvidiaVideoParserIf.hpp | 410 NvidiaVulkanParserH264DpbEntry dpb[16 + 1]; // List of reference frames within the DPB member
|
H A D | vktVideoBaseDecodeUtils.cpp | 1316 pin->dpb, 1317 DE_LENGTH_OF_ARRAY(pin->dpb), 1499 // #### Update m_dpb based on dpb parameters #### 1567 // Find or allocate slots for existing dpb items. 1587 // We have up to 17 internal frame buffers, but only MAX_DPB_SIZE dpb 1640 // Find or allocate slots for non existing dpb items and populate the slots. 1708 // #### Update m_dpb based on dpb parameters #### 1764 // Find or allocate slots for existing dpb items. 1775 // dpb entries, so we need to re-map the index from the 1805 // Find or allocate slots for non existing dpb item [all...] |
/third_party/vk-gl-cts/external/vulkancts/modules/vulkan/video/ |
H A D | vktVideoBaseDecodeUtils.cpp | 1115 const deUint32 maxDpbInputSlots = sizeof(pin->dpb) / sizeof(pin->dpb[0]); 1117 pd, pin->dpb, maxDpbInputSlots, h264DpbReferenceList, 1124 // TODO: Dummy struct to silence validation. The root problem is that the dpb map doesn't take account of the setup slot, 1222 // TODO: Dummy struct to silence validation. The root problem is that the dpb map doesn't take account of the setup slot, 1870 // #### Update m_dpb based on dpb parameters #### 1977 // Find or allocate slots for existing dpb items. 1989 // We have up to 17 internal frame buffers, but only MAX_DPB_SIZE dpb 2032 // Find or allocate slots for non existing dpb items and populate the slots. 2122 // #### Update m_dpb based on dpb parameter [all...] |