Home
last modified time | relevance | path

Searched refs:comp_mask (Results 1 - 25 of 25) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/r600/sb/
H A Dsb_shader.cpp62 void shader::add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, in add_pinned_gpr_values() argument
65 while (comp_mask) { in add_pinned_gpr_values()
66 if (comp_mask & 1) { in add_pinned_gpr_values()
80 comp_mask >>= 1; in add_pinned_gpr_values()
197 void shader::add_input(unsigned gpr, bool preloaded, unsigned comp_mask) { in add_input() argument
203 i.comp_mask = comp_mask; in add_input()
206 add_pinned_gpr_values(root->dst, gpr, comp_mask, true); in add_input()
224 add_pinned_gpr_values(cf->dst, gpr, I->comp_mask, false); in init_call_fs()
226 add_pinned_gpr_values(cf->src, gpr, I->comp_mask, tru in init_call_fs()
391 add_gpr_array(unsigned gpr_start, unsigned gpr_count, unsigned comp_mask) add_gpr_array() argument
[all...]
H A Dsb_shader.h40 unsigned comp_mask; member
331 void add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, bool src);
336 unsigned comp_mask);
344 unsigned comp_mask = 0xF);
H A Dsb_bc_builder.cpp345 .COMP_MASK(bc.comp_mask) in build_cf_mem()
356 .COMP_MASK(bc.comp_mask) in build_cf_mem()
367 .COMP_MASK(bc.comp_mask) in build_cf_mem()
H A Dsb_bc_parser.cpp135 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); in parse_decls()
147 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); in parse_decls()
851 if (c->bc.comp_mask & (1 << s)) in prepare_ir()
860 if (c->bc.comp_mask & (1 << s)) in prepare_ir()
H A Dsb_bc_decoder.cpp264 bc.comp_mask = w1.get_COMP_MASK(); in decode_cf_mem()
273 bc.comp_mask = w1.get_COMP_MASK(); in decode_cf_mem()
283 bc.comp_mask = w1.get_COMP_MASK(); in decode_cf_mem()
H A Dsb_bc_dump.cpp149 s << ((n.bc.comp_mask & (1 << k)) ? chans[k] : '_'); in dump()
H A Dsb_bc.h474 unsigned comp_mask:4; member
H A Dsb_bc_finalize.cpp816 c->bc.comp_mask = mask; in finalize_cf()
/third_party/mesa3d/src/panfrost/midgard/
H A Dmidgard_print.c128 unsigned comp_mask = effective_writemask(ins->op, ins->mask); in mir_print_embedded_constant() local
129 unsigned num_comp = util_bitcount(comp_mask); in mir_print_embedded_constant()
139 if (!(comp_mask & (1 << comp))) in mir_print_embedded_constant()
H A Ddisassemble.c540 unsigned comp_mask, num_comp = 0; in print_vector_constants() local
545 comp_mask = effective_writemask(alu->op, condense_writemask(alu->mask, bits)); in print_vector_constants()
546 num_comp = util_bitcount(comp_mask); in print_vector_constants()
556 if (!(comp_mask & (1 << i))) continue; in print_vector_constants()
832 unsigned comp_mask = condense_writemask(mask, bits_for_mode(mode)); in print_vector_field() local
833 unsigned num_comp = util_bitcount(comp_mask); in print_vector_field()
H A Dmidgard_schedule.c402 unsigned comp_mask = mir_from_bytemask(mir_round_bytemask_up( in mir_adjust_constant() local
418 if (!(comp_mask & (1 << comp))) in mir_adjust_constant()
/third_party/mesa3d/src/gallium/drivers/r600/sfn/
H A Dsfn_instr_mem.h133 int burst_count, int comp_mask, int element_size);
150 int comp_mask() const {return m_comp_mask;} in comp_mask() function in r600::RatInstr
H A Dsfn_instr_export.h131 int array_base, int comp_mask, int out_buffer,
137 int comp_mask() const { return m_writemask;} in comp_mask() function in r600::StreamOutInstr
H A Dsfn_instr_export.cpp296 int array_base, int comp_mask, int out_buffer, in StreamOutInstr()
301 m_writemask(comp_mask), in StreamOutInstr()
295 StreamOutInstr(const RegisterVec4& value, int num_components, int array_base, int comp_mask, int out_buffer, int stream) StreamOutInstr() argument
H A Dsfn_assembler.cpp550 cf.comp_mask = instr.is_read() ? 0xf : instr.write_mask(); in visit()
588 output.comp_mask = instr.comp_mask(); in visit()
606 output.comp_mask = 0xf; in visit()
779 cf->output.comp_mask = instr.comp_mask(); in visit()
H A Dsfn_instr_mem.cpp325 int burst_count, int comp_mask, int element_size): in RatInstr()
333 m_comp_mask(comp_mask), in RatInstr()
322 RatInstr(ECFOpCode cf_opcode, ERatOp rat_op, const RegisterVec4& data, const RegisterVec4& index, int rat_id, PRegister rat_id_offset, int burst_count, int comp_mask, int element_size) RatInstr() argument
H A Dsfn_valuefactory.cpp950 sh_info->arrays->comp_mask =
/third_party/mesa3d/src/compiler/nir/
H A Dnir_gather_xfb_info.c138 uint8_t comp_mask = ((1 << comp_slots) - 1) << var->data.location_frac; in add_var_xfb_outputs() local
145 while (comp_mask) { in add_var_xfb_outputs()
151 output->component_mask = comp_mask & 0xf; in add_var_xfb_outputs()
156 comp_mask >>= 4; in add_var_xfb_outputs()
/third_party/mesa3d/src/gallium/drivers/r600/
H A Deg_asm.c114 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | in eg_bytecode_cf_build()
132 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | in eg_bytecode_cf_build()
173 output->comp_mask = G_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(word1);
H A Dr600_shader.h164 unsigned comp_mask; member
H A Dr600_asm.h160 unsigned comp_mask; member
H A Dr600_dump.c141 PRINT_UINT_ARRAY_ELM(arrays, comp_mask); in print_shader_info()
H A Dr600_asm.c215 output->comp_mask == bc->cf_last->output.comp_mask && in r600_bytecode_add_output()
1814 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask); in r600_bytecode_cf_build()
2304 if (cf->output.comp_mask & (1 << i)) in r600_bytecode_disasm()
2946 output->comp_mask = G_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(word1);
H A Dr600_shader.c97 int size, unsigned comp_mask) { in r600_add_gpr_array()
111 ps->arrays[n].comp_mask = comp_mask; in r600_add_gpr_array()
1642 cf.comp_mask = 0xF; in tgsi_src()
2496 output.comp_mask = ((1 << so->output[i].num_components) - 1) << start_comp[i]; in emit_streamout()
2941 output.comp_mask = 0xF; in emit_gs_ring_writes()
4479 cf.comp_mask = inst->Dst[0].Register.WriteMask; in tgsi_dst()
8945 cf->output.comp_mask = 0xf; in tgsi_load_rat()
9088 cf->output.comp_mask = 1; in tgsi_store_buffer_rat()
9152 cf->output.comp_mask in tgsi_store_rat()
96 r600_add_gpr_array(struct r600_shader *ps, int start_gpr, int size, unsigned comp_mask) r600_add_gpr_array() argument
[all...]
/third_party/mesa3d/src/microsoft/compiler/
H A Dnir_to_dxil.c3204 unsigned comp_mask = 0; in emit_store_output_via_intrinsic() local
3206 comp_mask = 1; in emit_store_output_via_intrinsic()
3208 comp_mask = writemask << var_base_component; in emit_store_output_via_intrinsic()
3212 comp_mask |= 3 << ((i + var_base_component) * comp_size); in emit_store_output_via_intrinsic()
3215 sig_rec->elements[r].never_writes_mask &= ~comp_mask; in emit_store_output_via_intrinsic()
3221 psv_rec->dynamic_mask_and_stream |= comp_mask; in emit_store_output_via_intrinsic()
3348 unsigned comp_mask = (1 << (intr->num_components * comp_size)) - 1; in emit_load_input_via_intrinsic() local
3349 comp_mask <<= (var_base_component * comp_size); in emit_load_input_via_intrinsic()
3351 comp_mask = 1; in emit_load_input_via_intrinsic()
3353 sig_rec->elements[r].always_reads_mask |= (comp_mask in emit_load_input_via_intrinsic()
3446 unsigned comp_mask = (1 << (intr->num_components * comp_size)) - 1; emit_load_interpolated_input() local
[all...]

Completed in 49 milliseconds