Searched refs:andv (Results 1 - 7 of 7) sorted by relevance
| /third_party/vixl/test/aarch64/ |
| H A D | test-disasm-sve-aarch64.cc | 2902 COMPARE(andv(b15, p1, z4.VnB()), "andv b15, p1, z4.b"); in TEST()
2903 COMPARE(andv(h14, p2, z3.VnH()), "andv h14, p2, z3.h"); in TEST()
2904 COMPARE(andv(s13, p3, z2.VnS()), "andv s13, p3, z2.s"); in TEST()
2905 COMPARE(andv(d12, p4, z1.VnD()), "andv d12, p4, z1.d"); in TEST()
|
| /third_party/vixl/src/aarch64/ |
| H A D | simulator-aarch64.h | 4743 LogicVRegister andv(VectorFormat vform,
|
| H A D | assembler-aarch64.h | 3697 void andv(const VRegister& vd, const PRegister& pg, const ZRegister& zn);
|
| H A D | assembler-sve-aarch64.cc | 3255 void Assembler::andv(const VRegister& vd, in andv() function in vixl::aarch64::Assembler
|
| H A D | logic-aarch64.cc | 2102 LogicVRegister Simulator::andv(VectorFormat vform,
|
| H A D | macro-assembler-aarch64.h | 3706 andv(vd, pg, zn); in Andv()
|
| H A D | simulator-aarch64.cc | 11660 andv(vform, vd, pg, zn); in Simulator()
|
Completed in 80 milliseconds