/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
H A D | RDFRegisters.cpp | 97 RegisterRef PhysicalRegisterInfo::normalize(RegisterRef RR) const { in normalize() 98 return RR; in normalize() 102 // Do not include RR in the alias set. in getAliasSet() 162 bool PhysicalRegisterInfo::aliasRM(RegisterRef RR, RegisterRef RM) const { in aliasRM() argument 163 assert(Register::isPhysicalRegister(RR.Reg) && isRegMaskId(RM.Reg)); in aliasRM() 165 bool Preserved = MB[RR.Reg/32] & (1u << (RR.Reg%32)); in aliasRM() 169 if (RR.Mask == LaneBitmask::getAll()) in aliasRM() 171 const TargetRegisterClass *RC = RegInfos[RR.Reg].RegClass; in aliasRM() 172 if (RC != nullptr && (RR in aliasRM() 225 mapTo(RegisterRef RR, unsigned R) const mapTo() argument 268 insert(RegisterRef RR) insert() argument 287 intersect(RegisterRef RR) intersect() argument 296 clear(RegisterRef RR) clear() argument [all...] |
H A D | RDFRegisters.h | 83 bool operator== (const RegisterRef &RR) const { in operator ==() 84 return Reg == RR.Reg && Mask == RR.Mask; in operator ==() 87 bool operator!= (const RegisterRef &RR) const { in operator !=() 88 return !operator==(RR); in operator !=() 91 bool operator< (const RegisterRef &RR) const { in operator <() 92 return Reg < RR.Reg || (Reg == RR.Reg && Mask < RR.Mask); in operator <() 113 RegisterRef normalize(RegisterRef RR) cons [all...] |
H A D | HexagonExpandCondsets.cpp | 182 bool operator== (RegisterRef RR) const { in operator ==() 183 return Reg == RR.Reg && Sub == RR.Sub; in operator ==() 185 bool operator!= (RegisterRef RR) const { return !operator==(RR); } in operator !=() 186 bool operator< (RegisterRef RR) const { in operator <() 187 return Reg < RR.Reg || (Reg == RR.Reg && Sub < RR.Sub); in operator <() 201 void addRefToMap(RegisterRef RR, ReferenceMa 294 addRefToMap(RegisterRef RR, ReferenceMap &Map, unsigned Exec) addRefToMap() argument 304 isRefInMap(RegisterRef RR, ReferenceMap &Map, unsigned Exec) isRefInMap() argument 768 RegisterRef RR = Op; getReachingDefForPred() local 802 RegisterRef RR = Op; canMoveOver() local 1002 RegisterRef RR = Op; predicate() local 1094 isIntReg(RegisterRef RR, unsigned &BW) isIntReg() argument [all...] |
H A D | RDFGraph.cpp | 418 void RefNode::setRegRef(RegisterRef RR, DataFlowGraph &G) { in setRegRef() argument 421 Ref.PR = G.pack(RR); in setRegRef() 596 // For a given instruction, check if there are any bits of RR that can remain 603 // Check if the definition of RR produces an unspecified value. 814 RegisterRef RR, NodeAddr<BlockNode*> PredB, uint16_t Flags) { in newPhiUse() 817 PUA.Addr->setRegRef(RR, *this); in newPhiUse() 830 RegisterRef RR, uint16_t Flags) { in newDef() 833 DA.Addr->setRegRef(RR, *this); in newDef() 907 RegisterRef RR = *I; in build() local 910 NodeAddr<DefNode*> DA = newDef(PA, RR, PhiFlag in build() 813 newPhiUse(NodeAddr<PhiNode*> Owner, RegisterRef RR, NodeAddr<BlockNode*> PredB, uint16_t Flags) newPhiUse() argument 829 newDef(NodeAddr<InstrNode*> Owner, RegisterRef RR, uint16_t Flags) newDef() argument 1054 RegisterRef RR = PDA.Addr->getRegRef(*this); pushClobbers() local 1100 RegisterRef RR = PDA.Addr->getRegRef(*this); pushDefs() local 1180 RegisterRef RR = RA.Addr->getRegRef(*this); getNextRelated() local 1342 RegisterRef RR = makeRegRef(Op); buildStmt() local 1490 RegisterRef RR = MaxRefs[ClosureIdx[X]]; buildPhis() local 1498 RegisterRef RR = MaxRefs[ClosureIdx[X]]; buildPhis() local 1621 RegisterRef RR = RA.Addr->getRegRef(*this); linkStmtRefs() local 1710 RegisterRef RR = PUA.Addr->getRegRef(*this); linkBlockRefs() local [all...] |
H A D | RDFCopy.cpp | 121 auto MinPhysReg = [this] (RegisterRef RR) -> unsigned { in run() 123 const TargetRegisterClass &RC = *TRI.getMinimalPhysRegClass(RR.Reg); in run() 124 if ((RC.LaneMask & RR.Mask) == RC.LaneMask) in run() 125 return RR.Reg; in run() 126 for (MCSubRegIndexIterator S(RR.Reg, &TRI); S.isValid(); ++S) in run() 127 if (RR.Mask == TRI.getSubRegIndexLaneMask(S.getSubRegIndex())) in run()
|
H A D | BitTracker.cpp | 329 uint16_t BT::MachineEvaluator::getRegBitWidth(const RegisterRef &RR) const { 335 // 1. find a physical register PhysR from the same class as RR.Reg, 336 // 2. find a physical register PhysS that corresponds to PhysR:RR.Sub, 338 if (Register::isVirtualRegister(RR.Reg)) { 339 const auto &VC = composeWithSubRegIndex(*MRI.getRegClass(RR.Reg), RR.Sub); 342 assert(Register::isPhysicalRegister(RR.Reg)); 344 (RR.Sub == 0) ? Register(RR.Reg) : TRI.getSubReg(RR [all...] |
H A D | RDFGraph.h | 525 void setRegRef(RegisterRef RR, DataFlowGraph &G); 553 NodeAddr<RefNode*> getNextRef(RegisterRef RR, Predicate P, bool NextOnly, 740 PackedRegisterRef pack(RegisterRef RR) { in pack() 741 return { RR.Reg, LMI.getIndexForLaneMask(RR.Mask) }; in pack() 743 PackedRegisterRef pack(RegisterRef RR) const { in pack() 744 return { RR.Reg, LMI.getIndexForLaneMask(RR.Mask) }; in pack() 827 RegisterRef RR, NodeAddr<BlockNode*> PredB, 832 RegisterRef RR, uint16_ 887 getNextRef(RegisterRef RR, Predicate P, bool NextOnly, const DataFlowGraph &G) getNextRef() argument [all...] |
H A D | BitTracker.h | 53 RegisterCell get(RegisterRef RR) const; 54 void put(RegisterRef RR, const RegisterCell &RC); 396 uint16_t getRegBitWidth(const RegisterRef &RR) const; 398 RegisterCell getCell(const RegisterRef &RR, const CellMapType &M) const; 399 void putCell(const RegisterRef &RR, RegisterCell RC, CellMapType &M) const; 404 RegisterCell getRef(const RegisterRef &RR, const CellMapType &M) const { 405 RegisterCell RC = getCell(RR, M);
|
H A D | HexagonBitSimplify.cpp | 211 static bool getSubregMask(const BitTracker::RegisterRef &RR, 227 const BitTracker::RegisterRef &RR, MachineRegisterInfo &MRI); 405 bool HexagonBitSimplify::getSubregMask(const BitTracker::RegisterRef &RR, 407 const TargetRegisterClass *RC = MRI.getRegClass(RR.Reg); 408 if (RR.Sub == 0) { 420 if (RR.Sub == Hexagon::isub_hi || RR.Sub == Hexagon::vsub_hi) 896 const BitTracker::RegisterRef &RR, MachineRegisterInfo &MRI) { 897 if (!Register::isVirtualRegister(RR.Reg)) 899 auto *RC = MRI.getRegClass(RR [all...] |
H A D | RDFLiveness.cpp | 145 RegisterRef RR = TA.Addr->getRegRef(DFG); in getAllReachingDefs() local 147 if (RegisterAggr::isCoverOf(RR, RefRR, PRI)) in getAllReachingDefs() 672 RegisterRef RR = NodeAddr<DefNode*>(Ds[0]).Addr->getRegRef(DFG); in computePhiInfo() local 673 dbgs() << '<' << Print<RegisterRef>(RR, DFG) << '>'; in computePhiInfo() 1076 RegisterRef RR = PRI.normalize(UA.Addr->getRegRef(DFG)); in traverse() local 1079 LiveIn[RR.Reg].insert({D.Id,RR.Mask}); in traverse()
|
/third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
H A D | f.cpp | 62 boost::math::ntl::RR exp2(const boost::math::ntl::RR& x) in exp2() 67 boost::math::ntl::RR log2(const boost::math::ntl::RR& x) in log2() 72 boost::math::ntl::RR f(const boost::math::ntl::RR& x, int variant) in f() 88 const boost::math::tools::polynomial<boost::math::ntl::RR>& n, in show_extra() 89 const boost::math::tools::polynomial<boost::math::ntl::RR>& d, in show_extra() 90 const boost::math::ntl::RR& x_offset, in show_extra() 91 const boost::math::ntl::RR in show_extra() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MCA/HardwareUnits/ |
H A D | ResourceManager.cpp | 194 void ResourceManager::use(const ResourceRef &RR) { in use() argument 195 // Mark the sub-resource referenced by RR as used. in use() 196 unsigned RSID = getResourceStateIndex(RR.first); in use() 198 RS.markSubResourceAsUsed(RR.second); in use() 202 Strategies[RSID]->used(RR.second); in use() 204 // If there are still available units in RR.first, in use() 209 AvailableProcResUnits ^= RR.first; in use() 211 // Notify groups that RR.first is no longer available. in use() 217 CurrentUser.markSubResourceAsUsed(RR.first); in use() 218 Strategies[GroupIndex]->used(RR in use() 224 release(const ResourceRef &RR) release() argument 330 const ResourceRef &RR = BR.first; cycleEvent() local [all...] |
/third_party/node/deps/openssl/openssl/crypto/bn/ |
H A D | bn_mont.c | 225 return bn_mul_mont_fixed_top(r, a, &(mont->RR), mont, ctx); in bn_to_mont_fixed_top() 245 bn_init(&ctx->RR); in BN_MONT_CTX_init() 256 BN_clear_free(&mont->RR); in BN_MONT_CTX_free() 274 R = &(mont->RR); /* grab RR as a temp */ in BN_MONT_CTX_set() 393 /* setup RR for conversions */ in BN_MONT_CTX_set() 394 BN_zero(&(mont->RR)); in BN_MONT_CTX_set() 395 if (!BN_set_bit(&(mont->RR), mont->ri * 2)) in BN_MONT_CTX_set() 397 if (!BN_mod(&(mont->RR), &(mont->RR), in BN_MONT_CTX_set() [all...] |
H A D | rsaz_exp.h | 31 const BN_ULONG m_norm[16], const BN_ULONG RR[16], 38 const BN_ULONG RR[8]);
|
/third_party/openssl/crypto/bn/ |
H A D | bn_mont.c | 225 return bn_mul_mont_fixed_top(r, a, &(mont->RR), mont, ctx); in bn_to_mont_fixed_top() 245 bn_init(&ctx->RR); in BN_MONT_CTX_init() 256 BN_clear_free(&mont->RR); in BN_MONT_CTX_free() 274 R = &(mont->RR); /* grab RR as a temp */ in BN_MONT_CTX_set() 393 /* setup RR for conversions */ in BN_MONT_CTX_set() 394 BN_zero(&(mont->RR)); in BN_MONT_CTX_set() 395 if (!BN_set_bit(&(mont->RR), mont->ri * 2)) in BN_MONT_CTX_set() 397 if (!BN_mod(&(mont->RR), &(mont->RR), in BN_MONT_CTX_set() [all...] |
H A D | rsaz_exp.h | 31 const BN_ULONG m_norm[16], const BN_ULONG RR[16], 38 const BN_ULONG RR[8]);
|
/third_party/mbedtls/library/ |
H A D | bignum_mod.c | 96 mbedtls_mpi RR; in set_mont_const_square() local 100 mbedtls_mpi_init(&RR); in set_mont_const_square() 112 ret = mbedtls_mpi_core_get_mont_r2_unsafe(&RR, &N); in set_mont_const_square() 115 *X = RR.p; in set_mont_const_square() 116 RR.p = NULL; in set_mont_const_square() 121 mbedtls_mpi_free(&RR); in set_mont_const_square()
|
H A D | bignum.c | 1649 mbedtls_mpi RR; in mbedtls_mpi_exp_mod() local 1650 mbedtls_mpi_init(&RR); in mbedtls_mpi_exp_mod() 1656 MBEDTLS_MPI_CHK(mbedtls_mpi_core_get_mont_r2_unsafe(&RR, N)); in mbedtls_mpi_exp_mod() 1659 *prec_RR = RR; in mbedtls_mpi_exp_mod() 1663 RR = *prec_RR; in mbedtls_mpi_exp_mod() 1697 mbedtls_mpi_core_to_mont_rep(X->p, X->p, N->p, N->n, mm, RR.p, T); in mbedtls_mpi_exp_mod() 1698 mbedtls_mpi_core_exp_mod(X->p, X->p, N->p, N->n, E->p, E->n, RR.p, T); in mbedtls_mpi_exp_mod() 1717 mbedtls_mpi_free(&RR); in mbedtls_mpi_exp_mod() 2038 mbedtls_mpi W, R, T, A, RR; in mpi_miller_rabin() local 2042 mbedtls_mpi_init(&RR); in mpi_miller_rabin() [all...] |
H A D | bignum_mod_raw.c | 161 const mbedtls_mpi_uint *RR, in mbedtls_mpi_mod_raw_inv_prime() 176 RR, T + AN_limbs); in mbedtls_mpi_mod_raw_inv_prime() 157 mbedtls_mpi_mod_raw_inv_prime(mbedtls_mpi_uint *X, const mbedtls_mpi_uint *A, const mbedtls_mpi_uint *N, size_t AN_limbs, const mbedtls_mpi_uint *RR, mbedtls_mpi_uint *T) mbedtls_mpi_mod_raw_inv_prime() argument
|
H A D | bignum_core.c | 726 const mbedtls_mpi_uint *RR, in exp_mod_precompute_window() 734 mbedtls_mpi_core_montmul(Wtable, Wtable, RR, AN_limbs, N, AN_limbs, mm, temp); in exp_mod_precompute_window() 755 * RR must contain 2^{2*biL} mod N. 767 const mbedtls_mpi_uint *RR, in mbedtls_mpi_core_exp_mod() 791 mm, RR, in mbedtls_mpi_core_exp_mod() 722 exp_mod_precompute_window(const mbedtls_mpi_uint *A, const mbedtls_mpi_uint *N, size_t AN_limbs, mbedtls_mpi_uint mm, const mbedtls_mpi_uint *RR, size_t welem, mbedtls_mpi_uint *Wtable, mbedtls_mpi_uint *temp) exp_mod_precompute_window() argument 761 mbedtls_mpi_core_exp_mod(mbedtls_mpi_uint *X, const mbedtls_mpi_uint *A, const mbedtls_mpi_uint *N, size_t AN_limbs, const mbedtls_mpi_uint *E, size_t E_limbs, const mbedtls_mpi_uint *RR, mbedtls_mpi_uint *T) mbedtls_mpi_core_exp_mod() argument
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MCA/Stages/ |
H A D | ExecuteStage.cpp | 103 for (const ResourceRef &RR : Freed) in cycleStart() 104 notifyResourceAvailable(RR); in cycleStart() 245 void ExecuteStage::notifyResourceAvailable(const ResourceRef &RR) const { in notifyResourceAvailable() 246 LLVM_DEBUG(dbgs() << "[E] Resource Available: [" << RR.first << '.' in notifyResourceAvailable() 247 << RR.second << "]\n"); in notifyResourceAvailable() 249 Listener->onResourceAvailable(RR); in notifyResourceAvailable()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
H A D | RegisterClassInfo.cpp | 72 const BitVector &RR = MF->getRegInfo().getReservedRegs(); in runOnMachineFunction() local 73 if (Reserved.size() != RR.size() || RR != Reserved) { in runOnMachineFunction() 75 Reserved = RR; in runOnMachineFunction()
|
/third_party/node/deps/openssl/openssl/crypto/ec/ |
H A D | ecp_ppc.c | 20 static const unsigned long RR[] = { 0x0000000000000003U, in ecp_nistz256_to_mont() local 25 ecp_nistz256_mul_mont(res, in, RR); in ecp_nistz256_to_mont()
|
/third_party/openssl/crypto/ec/ |
H A D | ecp_ppc.c | 20 static const unsigned long RR[] = { 0x0000000000000003U, in ecp_nistz256_to_mont() local 25 ecp_nistz256_mul_mont(res, in, RR); in ecp_nistz256_to_mont()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MCA/HardwareUnits/ |
H A D | ResourceManager.h | 376 void use(const ResourceRef &RR); 377 void release(const ResourceRef &RR);
|