| /third_party/vixl/test/aarch32/ |
| H A D | test-simulator-cond-rd-rn-rm-ge-a32.cc | 477 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
489 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
495 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-ge-t32.cc | 477 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
489 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
495 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-q-a32.cc | 461 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
473 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
479 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-q-t32.cc | 461 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
473 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
479 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-sel-a32.cc | 454 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
466 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
472 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-sel-t32.cc | 454 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
466 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
472 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-const-a32.cc | 523 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-imm16-t32.cc | 476 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-const-t32.cc | 638 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-a32.cc | 560 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-t32.cc | 560 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-a32.cc | 1565 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
1577 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
1583 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-rn-rm-t32.cc | 1563 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
1575 __ Msr(APSR_nzcvq, q_bit); in TestHelper()
1581 __ Msr(APSR_g, ge_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-ror-amount-a32.cc | 625 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-ror-amount-t32.cc | 625 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 919 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 919 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 929 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 929 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-simulator-cond-rdlow-operand-imm8-t32.cc | 1628 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper()
|
| H A D | test-assembler-aarch32.cc | 140 __ Msr(APSR_nzcvq, r0); \
2790 __ Msr(APSR_nzcvqg, 0); in TEST()
2792 __ Msr(APSR_nzcvqg, 0xffffffff); in TEST()
2796 __ Msr(APSR_nzcvq, r4); in TEST()
2965 __ Msr(APSR_nzcvqg, r0); in TEST()
|
| H A D | test-disasm-a32.cc | 2402 // Msr with immediate for T32. in TEST()
2403 COMPARE_T32(Msr(APSR_nzcvq, 0x0), in TEST()
2408 COMPARE_BOTH(Msr(APSR_nzcvq, 0xbadbeef), in TEST()
2414 MUST_FAIL_TEST_BOTH(Msr(APSR_nzcvq, Operand(r0, LSR, r1)), in TEST()
|
| /third_party/vixl/test/aarch64/ |
| H A D | test-assembler-sve-aarch64.cc | 2690 __ Msr(NZCV, x10);
2703 __ Msr(NZCV, x10);
2784 __ Msr(NZCV, x10);
2792 __ Msr(NZCV, x10);
2802 __ Msr(NZCV, x10);
2950 __ Msr(NZCV, x10);
2954 __ Msr(NZCV, x10);
2958 __ Msr(NZCV, x10);
2962 __ Msr(NZCV, x10);
3291 __ Msr(NZC
[all...] |
| H A D | test-assembler-fp-aarch64.cc | 5295 __ Msr(FPCR, x1);
5334 __ Msr(FPCR, x0);
5423 __ Msr(FPCR, x1);
5462 __ Msr(FPCR, x0);
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | macro-assembler-arm64-inl.h | 827 void TurboAssembler::Msr(SystemRegister sysreg, const Register& rt) { in Msr() function in v8::internal::TurboAssembler
|