| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| H A D | IceInstMIPS32.h | 227 Ldc1, enumerator
1233 using InstMIPS32Ldc1 = InstMIPS32Load<InstMIPS32::Ldc1>;
|
| /third_party/node/deps/v8/src/wasm/baseline/mips/ |
| H A D | liftoff-assembler-mips.h | 110 assm->Ldc1(dst.fp(), src); in Load()
880 TurboAssembler::Ldc1(reg.fp(), src); in Fill()
2942 TurboAssembler::Ldc1(reg.fp(), MemOperand(sp, fp_offset)); in PopRegisters()
|
| /third_party/node/deps/v8/src/compiler/backend/mips64/ |
| H A D | code-generator-mips64.cc | 1694 __ Ldc1(i.OutputDoubleRegister(), i.MemoryOperand()); in AssembleArchInstruction()
1736 __ Ldc1(i.OutputDoubleRegister(), MemOperand(fp, offset)); in AssembleArchInstruction()
4495 __ Ldc1(g.ToDoubleRegister(destination), src); in AssembleConstructFrame()
4499 __ Ldc1(temp, src); in AssembleConstructFrame()
4569 __ Ldc1(src, dst); in AssembleConstructFrame()
4600 __ Ldc1(temp_1, dst0); // Save destination in temp_1. in AssembleConstructFrame()
|
| /third_party/node/deps/v8/src/compiler/backend/mips/ |
| H A D | code-generator-mips.cc | 1580 __ Ldc1(i.OutputDoubleRegister(), i.MemoryOperand()); in AssembleArchInstruction()
1637 __ Ldc1(i.OutputDoubleRegister(), MemOperand(fp, offset)); in AssembleArchInstruction()
4289 __ Ldc1(g.ToDoubleRegister(destination), src); in AssembleConstructFrame()
4300 __ Ldc1(temp, src); in AssembleConstructFrame()
4378 __ Ldc1(src, dst); in AssembleConstructFrame()
4406 __ Ldc1(temp_1, dst0); // Save destination in temp_1. in AssembleConstructFrame()
|
| /third_party/node/deps/v8/src/builtins/mips/ |
| H A D | builtins-mips.cc | 2865 __ Ldc1(double_scratch, MemOperand(sp, kArgumentOffset)); in Generate_DoubleToI()
3925 __ Ldc1(f0, MemOperand(sp, src_offset)); in Generate_DeoptimizationEntry()
3994 __ Ldc1(fpu_reg, MemOperand(a1, src_offset)); in Generate_DeoptimizationEntry()
|
| /third_party/node/deps/v8/src/builtins/mips64/ |
| H A D | builtins-mips64.cc | 2950 __ Ldc1(double_scratch, MemOperand(sp, kArgumentOffset)); in Generate_DoubleToI()
3505 __ Ldc1(f0, MemOperand(sp, src_offset)); in Generate_DeoptimizationEntry()
3573 __ Ldc1(fpu_reg, MemOperand(a1, src_offset)); in Generate_DeoptimizationEntry()
|
| /third_party/node/deps/v8/src/wasm/baseline/mips64/ |
| H A D | liftoff-assembler-mips64.h | 115 assm->Ldc1(dst.fp(), src); in Load()
1041 TurboAssembler::Ldc1(reg.fp(), src); in Fill()
3486 TurboAssembler::Ldc1(reg.fp(), MemOperand(sp, fp_offset)); in PopRegisters()
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| H A D | macro-assembler-mips64.cc | 1358 Ldc1(fd, rs); in CallRecordWriteStub()
1456 void TurboAssembler::Ldc1(FPURegister fd, const MemOperand& src) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1962 Ldc1(FPURegister::from_code(i), MemOperand(sp, stack_offset)); in CallRecordWriteStub()
5458 Ldc1(reg, MemOperand(t8, i * kDoubleSize)); in CallRecordWriteStub()
|
| H A D | macro-assembler-mips64.h | 668 void Ldc1(FPURegister fd, const MemOperand& src);
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| H A D | macro-assembler-mips.cc | 1192 Ldc1(fd, rs); in CallRecordWriteStub()
1218 void TurboAssembler::Ldc1(FPURegister fd, const MemOperand& src) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1419 Ldc1(FPURegister::from_code(i), MemOperand(sp, stack_offset)); in CallRecordWriteStub()
4923 Ldc1(reg, MemOperand(t8, i * kDoubleSize + kPointerSize)); in CallRecordWriteStub()
|
| H A D | macro-assembler-mips.h | 675 void Ldc1(FPURegister fd, const MemOperand& src);
|