Home
last modified time | relevance | path

Searched refs:wb_arb_params (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.h38 void dcn30_fpu_set_mcif_arb_params(struct mcif_arb_params *wb_arb_params,
H A Ddcn30_fpu.c347 void dcn30_fpu_set_mcif_arb_params(struct mcif_arb_params *wb_arb_params, in dcn30_fpu_set_mcif_arb_params() argument
357 for (i = 0; i < ARRAY_SIZE(wb_arb_params->cli_watermark); i++) { in dcn30_fpu_set_mcif_arb_params()
358 wb_arb_params->cli_watermark[i] = get_wm_writeback_urgent(dml, pipes, pipe_cnt) * 1000; in dcn30_fpu_set_mcif_arb_params()
359 wb_arb_params->pstate_watermark[i] = get_wm_writeback_dram_clock_change(dml, pipes, pipe_cnt) * 1000; in dcn30_fpu_set_mcif_arb_params()
362 wb_arb_params->dram_speed_change_duration = dml->vba.WritebackAllowDRAMClockChangeEndPosition[cur_pipe] * pipes[0].clks_cfg.refclk_mhz; /* num_clock_cycles = us * MHz */ in dcn30_fpu_set_mcif_arb_params()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.h35 void dcn20_fpu_set_wb_arb_params(struct mcif_arb_params *wb_arb_params,
H A Ddcn20_fpu.c1027 void dcn20_fpu_set_wb_arb_params(struct mcif_arb_params *wb_arb_params, in dcn20_fpu_set_wb_arb_params() argument
1036 for (k = 0; k < sizeof(wb_arb_params->cli_watermark)/sizeof(wb_arb_params->cli_watermark[0]); k++) { in dcn20_fpu_set_wb_arb_params()
1037 wb_arb_params->cli_watermark[k] = get_wm_writeback_urgent(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000; in dcn20_fpu_set_wb_arb_params()
1038 wb_arb_params->pstate_watermark[k] = get_wm_writeback_dram_clock_change(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000; in dcn20_fpu_set_wb_arb_params()
1040 wb_arb_params->time_per_pixel = 16.0 * 1000 / (context->res_ctx.pipe_ctx[i].stream->phy_pix_clk / 1000); /* 4 bit fraction, ms */ in dcn20_fpu_set_wb_arb_params()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_resource.c1588 struct mcif_arb_params *wb_arb_params; in dcn30_set_mcif_arb_params() local
1604 //wb_arb_params = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j].mcif_arb_params; in dcn30_set_mcif_arb_params()
1605 wb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe]; in dcn30_set_mcif_arb_params()
1613 for (k = 0; k < sizeof(wb_arb_params->cli_watermark)/sizeof(wb_arb_params->cli_watermark[0]); k++) { in dcn30_set_mcif_arb_params()
1614 wb_arb_params->cli_watermark[k] = get_wm_writeback_urgent(dml, pipes, pipe_cnt) * 1000; in dcn30_set_mcif_arb_params()
1615 wb_arb_params->pstate_watermark[k] = get_wm_writeback_dram_clock_change(dml, pipes, pipe_cnt) * 1000; in dcn30_set_mcif_arb_params()
1617 wb_arb_params->time_per_pixel = (1000000 << 6) / context->res_ctx.pipe_ctx[i].stream->phy_pix_clk; /* time_per_pixel should be in u6.6 format */ in dcn30_set_mcif_arb_params()
1618 wb_arb_params->slice_lines = 32; in dcn30_set_mcif_arb_params()
1619 wb_arb_params in dcn30_set_mcif_arb_params()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_resource.c1379 struct mcif_arb_params *wb_arb_params; in dcn30_set_mcif_arb_params() local
1395 //wb_arb_params = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j].mcif_arb_params; in dcn30_set_mcif_arb_params()
1396 wb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe]; in dcn30_set_mcif_arb_params()
1405 dcn30_fpu_set_mcif_arb_params(wb_arb_params, dml, pipes, pipe_cnt, j); in dcn30_set_mcif_arb_params()
1407 wb_arb_params->time_per_pixel = (1000000 << 6) / context->res_ctx.pipe_ctx[i].stream->phy_pix_clk; /* time_per_pixel should be in u6.6 format */ in dcn30_set_mcif_arb_params()
1408 wb_arb_params->slice_lines = 32; in dcn30_set_mcif_arb_params()
1409 wb_arb_params->arbitration_slice = 2; /* irrelevant since there is no YUV output */ in dcn30_set_mcif_arb_params()
1410 wb_arb_params->max_scaled_time = dcn30_calc_max_scaled_time(wb_arb_params->time_per_pixel, in dcn30_set_mcif_arb_params()
1412 wb_arb_params in dcn30_set_mcif_arb_params()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c1613 struct mcif_arb_params *wb_arb_params; in dcn20_set_mcif_arb_params() local
1627 //wb_arb_params = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j].mcif_arb_params; in dcn20_set_mcif_arb_params()
1628 wb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe]; in dcn20_set_mcif_arb_params()
1639 dcn20_fpu_set_wb_arb_params(wb_arb_params, context, pipes, pipe_cnt, i); in dcn20_set_mcif_arb_params()
1642 wb_arb_params->slice_lines = 32; in dcn20_set_mcif_arb_params()
1643 wb_arb_params->arbitration_slice = 2; in dcn20_set_mcif_arb_params()
1644 wb_arb_params->max_scaled_time = dcn20_calc_max_scaled_time(wb_arb_params->time_per_pixel, in dcn20_set_mcif_arb_params()
1646 wb_arb_params->cli_watermark[0]); /* assume 4 watermark sets have the same value */ in dcn20_set_mcif_arb_params()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c2431 struct mcif_arb_params *wb_arb_params; local
2445 //wb_arb_params = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j].mcif_arb_params;
2446 wb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe];
2456 for (k = 0; k < sizeof(wb_arb_params->cli_watermark)/sizeof(wb_arb_params->cli_watermark[0]); k++) {
2457 wb_arb_params->cli_watermark[k] = get_wm_writeback_urgent(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
2458 wb_arb_params->pstate_watermark[k] = get_wm_writeback_dram_clock_change(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
2460 wb_arb_params->time_per_pixel = 16.0 * 1000 / (context->res_ctx.pipe_ctx[i].stream->phy_pix_clk / 1000); /* 4 bit fraction, ms */
2461 wb_arb_params->slice_lines = 32;
2462 wb_arb_params
[all...]

Completed in 15 milliseconds