Home
last modified time | relevance | path

Searched refs:uc_pll_post_div (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dppatomctrl.h80 uint8_t uc_pll_post_div; /* Output Parameter: PLL post divider */ member
90 uint8_t uc_pll_post_div; /*Output Parameter: PLL post divider */ member
H A Dppatomctrl.c399 dividers->uc_pll_post_div = in atomctrl_get_engine_pll_dividers_vi()
469 dividers->uc_pll_post_div = in atomctrl_get_dfs_pll_dividers_vi()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dppatomctrl.h80 uint8_t uc_pll_post_div; /* Output Parameter: PLL post divider */ member
90 uint8_t uc_pll_post_div; /*Output Parameter: PLL post divider */ member
H A Dppatomctrl.c438 dividers->uc_pll_post_div = in atomctrl_get_engine_pll_dividers_vi()
508 dividers->uc_pll_post_div = in atomctrl_get_dfs_pll_dividers_vi()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dfiji_smumgr.c889 SPLL_PDIV_A, dividers.uc_pll_post_div); in fiji_calculate_sclk_params()
903 uint32_t vco_freq = clock * dividers.uc_pll_post_div; in fiji_calculate_sclk_params()
H A Diceland_smumgr.c828 CG_SPLL_FUNC_CNTL, SPLL_PDIV_A, dividers.uc_pll_post_div); in iceland_calculate_sclk_params()
842 uint32_t vcoFreq = engine_clock * dividers.uc_pll_post_div; in iceland_calculate_sclk_params()
H A Dci_smumgr.c329 SPLL_PDIV_A, dividers.uc_pll_post_div); in ci_calculate_sclk_params()
342 uint32_t vco_freq = clock * dividers.uc_pll_post_div; in ci_calculate_sclk_params()
H A Dtonga_smumgr.c571 CG_SPLL_FUNC_CNTL, SPLL_PDIV_A, dividers.uc_pll_post_div); in tonga_calculate_sclk_params()
585 uint32_t vcoFreq = engine_clock * dividers.uc_pll_post_div; in tonga_calculate_sclk_params()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dfiji_smumgr.c888 SPLL_PDIV_A, dividers.uc_pll_post_div); in fiji_calculate_sclk_params()
902 uint32_t vco_freq = clock * dividers.uc_pll_post_div; in fiji_calculate_sclk_params()
H A Diceland_smumgr.c828 CG_SPLL_FUNC_CNTL, SPLL_PDIV_A, dividers.uc_pll_post_div); in iceland_calculate_sclk_params()
842 uint32_t vcoFreq = engine_clock * dividers.uc_pll_post_div; in iceland_calculate_sclk_params()
H A Dtonga_smumgr.c571 CG_SPLL_FUNC_CNTL, SPLL_PDIV_A, dividers.uc_pll_post_div); in tonga_calculate_sclk_params()
585 uint32_t vcoFreq = engine_clock * dividers.uc_pll_post_div; in tonga_calculate_sclk_params()
H A Dci_smumgr.c330 SPLL_PDIV_A, dividers.uc_pll_post_div); in ci_calculate_sclk_params()
343 uint32_t vco_freq = clock * dividers.uc_pll_post_div; in ci_calculate_sclk_params()

Completed in 33 milliseconds