Home
last modified time | relevance | path

Searched refs:tWTR (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/memory/
H A Djedec_ddr_data.c42 .tWTR = 10000,
63 .tWTR = 7500,
84 .tWTR = 7500,
105 .tWTR = 7500,
126 .tWTR = 2,
H A Djedec_ddr.h135 u32 tWTR; member
159 u32 tWTR; member
188 u32 tWTR; member
217 u32 tWTR; member
H A Dof_memory.c43 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_get_min_tck()
75 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_do_get_timings()
182 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_lpddr3_get_min_tck()
226 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_lpddr3_do_get_timings()
H A Demif.c395 val = max(min_tck->tWTR, DIV_ROUND_UP(timings->tWTR, t_ck)) - 1; in get_sdram_tim_1_shdw()
428 val = max(min_tck->tWTR, DIV_ROUND_UP(timings->tWTR, t_ck)) - 1; in get_sdram_tim_1_shdw_derated()
/kernel/linux/linux-6.6/drivers/memory/
H A Djedec_ddr_data.c42 .tWTR = 10000,
63 .tWTR = 7500,
84 .tWTR = 7500,
105 .tWTR = 7500,
126 .tWTR = 2,
H A Djedec_ddr.h155 u32 tWTR; member
179 u32 tWTR; member
235 u32 tWTR; member
264 u32 tWTR; member
H A Dof_memory.c43 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_get_min_tck()
75 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_do_get_timings()
182 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_lpddr3_get_min_tck()
228 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_lpddr3_do_get_timings()
/kernel/linux/linux-5.10/drivers/memory/samsung/
H A Dexynos5422-dmc.c216 TIMING_FIELD("tWTR", 28, 31),
1092 val = dmc->timings->tWTR / clk_period_ps; in create_timings_aligned()
1093 val += dmc->timings->tWTR % clk_period_ps ? 1 : 0; in create_timings_aligned()
1094 val = max(val, dmc->min_tck->tWTR); in create_timings_aligned()
/kernel/linux/linux-6.6/drivers/memory/samsung/
H A Dexynos5422-dmc.c216 TIMING_FIELD("tWTR", 28, 31),
1087 val = dmc->timings->tWTR / clk_period_ps; in create_timings_aligned()
1088 val += dmc->timings->tWTR % clk_period_ps ? 1 : 0; in create_timings_aligned()
1089 val = max(val, dmc->min_tck->tWTR); in create_timings_aligned()

Completed in 11 milliseconds